
CET 141: Day 13

Dr. Noori KIM




Transistor

- Basic: Back-to-back two diode connection
- Three terminal component
 - i.e., Gate Source Drain / Collector Base Emitter
 - Transistor as a switch: Push button, + and terminals
 - Transistor as an amplifier

Logic gate

- An idealized or physical device implementing a Boolean function
 - Performs a logical operation on one or more logical inputs
 - Produces a single logical output
- Basic building elements: transistors
 - In modern practice, most gates are made from field-effect transistors (FETs), particularly MOSFETs.



A basic element to represent a bit


This is a NOT symbol



Or an inverter

Latch


Basic element: Two inverters



A bistable multivibrator

Flip flop

- Basic storage elements for todays registers and memories
 - Bistable multivibrator
 - Feedback path
- Basic element: two latches (master and slave)
 with a forcing switch
 - Synchronous devices
 - Operates on clock edges
- Example: SR, D, T flip flops




- Outputs of sequential logic depend on current and prior input values – it has memory.
- Some definitions:
 - State: all the information about a circuit necessary to explain its future behavior
 - Latches and flip-flops: state elements that store one bit of state
 - Synchronous sequential circuits: combinational logic followed by a bank of flip-flops


More about State Elements

- The state of a circuit influences its future behavior
- State elements store state
 - Bistable circuit
 - SR Latch
 - D Latch
 - D Flip-flop
 - JK, T Flip-flops

Bistable Circuit

- Fundamental building block of other state elements
- Two outputs: Q, \overline{Q}
- No inputs






Bistable Circuit Analysis

Consider the two possible cases:

$$-Q = 0$$
:
then $Q = 0$, $\overline{Q} = 1$ (consistent)

$$\begin{array}{c|c}
1 & 1 & Q \\
\hline
0 & 1 & \overline{Q}
\end{array}$$

$$-Q = 1$$
:
then $Q = 1$, $\overline{Q} = 0$ (consistent)



- Stores 1 bit of state in the state variable, Q (or Q)
- But there are no inputs to control the state

A Latch

We want to latch a bit information from input



SR Latch: SINAND type.

TH latches "O" or 1"

reset Set


set

Reset means Output=0

Set " $CQ \rightarrow C$ Reset means Output=0 $CQ \rightarrow C$ $CQ \rightarrow C$ CQ

SR (Set/Reset) Latch

SR Latch



Consider the four possible cases:


$$-S = 1, R = 0$$
 SET

$$-S=0$$
, $R=1$ RESET

$$-S=0$$
, $R=0$ MEMORY

$$-S=1, R=1$$
 INVALID

SR Latch Symbol



Α	В	NOR
0	0	1
0	1	0
1	0	0
1	1	0





0 when one of inputs is high

SR Latch Analysis


$$-S = 1$$
, $R = 0$:
then $Q = 1$ and $\overline{Q} = 0$
Set the output

$$-S = 0$$
, $R = 1$:
then $Q = 0$ and $\overline{Q} = 1$
Reset the output






$$-S = 0$$
, $R = 0$:
then $Q = Q_{prev}$
Memory!



 $Q_{prev} = 0$

$$R = 0$$
 $N1$
 Q
 Q
 Q


$$-S = 1$$
, $R = 1$:
then $Q = 0$, $\overline{Q} = 0$
Invalid State
 $Q \neq NOT Q$




SR Latch Symbol

- SR stands for Set/Reset Latch
 - Stores one bit of state (Q)
- Control what value is being stored with S, R inputs
 - Set: Make the output 1 (S = 1, R = 0, Q = 1)
 - Reset: Make the output 0 (S = 0, R = 1, Q = 0)
- Must do something to avoid invalid state (when S = R = 1)

SR Latch Symbol




Try NAND type SR latch as well




D Latch

- Two inputs: *CLK*, *D*
 - CLK: controls when the output changes
 - D (the data input): controls what the output changes to
- Function
 - When CLK = 1,D passes through to Q (transparent)
 - When CLK = 0,Q holds its previous value (opaque)
- Avoids invalid case when $Q \neq NOT \overline{Q}$




D Latch Internal Circuit



CLK	D	D	S	R	Q	Q
0	Χ					
1	0					
1	1					


D Flip-Flop

- Inputs: CLK, D
- Function
 - Samples D on rising edge of CLK
 - When CLK rises from 0 to 1, D
 passes through to Q
 - Otherwise, Q holds its previous value
 - Q changes only on rising edge of CLK
- Called edge-triggered
- Activated on the clock edge



D Flip-Flop Internal Circuit


- Two back-to-back latches (L1 and L2) controlled by complementary clocks
- When CLK = 0
 - L1 is transparent
 - L2 is opaque
 - D passes through to N1
- When *CLK* = 1
 - L2 is transparent
 - L1 is opaque
 - N1 passes through to Q
- Thus, on the edge of the clock (when CLK rises from 0→1)
 - D passes through to Q




D flip flop vs. D latch truth tables

CLK	D	Q _{n+1}					
0	X	Q _n (No	o Char	nge - n	nemo	ry)	
1	0	0					
1	1	1					Q
		_					SAME?
CLK	D	D	S	R	Q	Q	CLK
0	Χ	X	0	0	Q	\overline{Q}	- D Q-
1	0	1	0	1	0	1	
1	1	0	1	0	1	0	


D Latch vs. D Flip-Flop





Level sensitive? Edge sensitive?


JK Flip-Flops



J	K	Q _{n+1}
0	0	
0	1	Memory, Set, Reset, Toggle
1	0	Memory, Set, Neset, Toggie
1	1	


J=0, K=0 (case I:Q=0)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=0, K=0 (case II:Q=1)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=0, K=1 (Case I:Q=0)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=0, K=1 (Case II:Q=1)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=1, K=0 (Case I: Q=0)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=1, K=0 (Case II:Q=1)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=1, K=1 (Case I: Q=0)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0




J=1, K=1 (Case II:Q=1)

		NOR
0	0	1
0	1	0
1	0	0
1	1	0



T Flip-Flops



CLK	Т	Q _{n+1}
1	0	Memory, Toggle
1	1	


SR Latch -> D Latch

2 * D Latch -> D FF

JK FF -> T FF

Multivibrators


- Change between two digital levels
 - Continuous (free-running)
 - On demand from an external trigger
- Three types:
 - 1. Astable (free running): constantly changing states
 - 2. Monostable (one shot): single output for a specific length of time
 - 3. Bistable: changes states when triggered and holds state until next trigger



We need RC charging/discharging knowledge to understand the multi-vibration


Capacitor Charge and Discharge

RC circuit charge and discharge curves



1. Astable Multivibrators (free-run)

- A Schmitt Inverter and an RC circuit produces a simple astable multivibrator
- We will study waveforms from Schmitt inverterbased oscillator; Free-run or auto-run




 The Schmitt trigger was invented by American scientist Otto H. Schmitt in 1934 while he was a graduate student, later described in his doctoral dissertation (1937) as a "thermionic trigger." It was a direct result of Schmitt's study of the neural impulse propagation in squid nerves. [wiki]



- 1) When the IC supply power is first turned on, V_{cap} is 0V, so V_{out} will be HIGH (inverter)
- 2) The capacitor will start charging toward the 5V at V_{out}
- 3) When V_{cap} reaches the *positive-going threshold* (V_{T+}) of the Schmitt trigger, the output of the trigger will change to a LOW
- 4) When V_{out} is near 0V, the capacitor will start discharging.


5) When V_{cap} drops below the *negative-going threshold* (V_{T-}), the output of the Schmitt will change back to a HIGH and repeat the cycle



555 Timer Astable Multivibrator implementation

- 555 timer: Very popular generalpurpose IC
 - Can be used as a one shot or astable oscillator
 - –Also custom designs

555 IC Timer Pin Functions



The operation and function of the 555 pins are as follows:

Pin 1 (ground): System ground.

Pin 2 (trigger): Input to the lower comparator, which is used to Set the flip-

flop. When the voltage at pin 2 crosses from above to below $\frac{1}{2}V_{-}$, the comparator switches to a HIGH, setting the flip

 $\frac{1}{3}V_{CC}$, the comparator switches to a HIGH, setting the flip-

flop.

Pin 3 (output): The output of the 555 is driven by an inverting buffer

capable of sinking or sourcing 200 mA. The output voltage levels are dependent on the output current but are

approximately $V_{\text{OH}} = V_{CC} - 1.5 \text{ V}$ and $V_{\text{OL}} = 0.1 \text{ V}$.

Pin 4 (Reset): Active-LOW Reset, which forces \overline{Q} HIGH and pin 3 (out-

put) LOW.

Pin 5 (control): Used to override the $\frac{2}{3}V_{CC}$ level, if required. Usually, it is

connected to a grounded $0.01-\mu F$ capacitor to bypass

noise on the V_{CC} line.

Pin 6 (threshold): Input to the upper comparator, which is used to Reset the

flip-flop. When the voltage at pin 6 crosses from below to above $\frac{2}{3}V_{CC}$, the comparator switches to a HIGH, reset-

ting the flip-flop.


Pin 7 (discharge): Connected to the open collector of the *NPN* transistor. It

is used to short pin 7 to ground when \overline{Q} is HIGH (pin 3

LOW), which will discharge the external capacitor.

Pin 8 (V_{CC}): Supply voltage. V_{CC} can range from 4.5 to 18 V.

Astable 555 IC Timer Block Diagram





As we are learning this chip (555timer), we have to learn how this chip works

This chip basically consists of 5 components

- 3 internal 5k resistors (555?)
- Two comparators
- One SR flip-flop
- One transistor (BJT- Source/Drain/Gate: on-off is determined by voltage between S and G)
- One inverter

555 timer





To understand this system fully, you will need the following knowledge (background)

- 1. Capacitor charging/discharging circuits
- 2. How a comparator works?
- 3. SR Flip-flop/Latch (truth table)
- 4. How a transistor works? How can we turn it on?

Based on all of the above, you should be able to analyze the 555 internal circuits. Timing graphs/truth table for the voltage across the capacitor $(V_c(t))$, Q, and Vout

1. Capacitor charging/discharging circuits

- A capacitor (a cap) → capacitance C
 - The current through the cap: $i_c(t) = C \frac{d}{dt} v_c(t)$

A capacitor charging circuit

E(t) $= V_{c}(t)$ $= V_{c}(t)$


Solve for I means find
$$V_c(t)$$


Voltage across R

 $E = R \cdot T_c(t) + V_c(t)$

Solve for I means find $V_c(t)$


• A graph for this case, assuming $V_c(0)=0$ (means initially the cap was discharged)







Voltage across a charging capacitor


- A capacitor discharging circuit, V_c(0)=E
 - Means initially the cap was charged.






Solve for II means find $V_c(t)$







 A graph for this case (initially the cap was fully charged with E [V])



Voltage across a discharging capacitor


- If a circuit has a pattern (charging → discharging → discharging)
- V_c(t) will look like this (assuming that it was discharged initially)






555 Timer Astable Time Durations


- $t_{LO} = 0.693R_BC$
- $t_{HI} = 0.693(R_A + R_B)C$




2. Comparators




Keep comparing V- and V+





3. SR Latch





555 timer circuits





















Since C charges through RA and RB and discharges through only RB:

- The duty cycles approaching a minimum of 50% can be achieved if RB>>RA
- If that happens the charging and discharging times are approximately equal

2. Monostable Multivibrators (one-shot)

- Also called as "one-shot"
 - Has one stable state (Q=LOW, Q'=HIGH)
 - Outputs change state for a specific length of time
 (t_w) when A' is triggered (negative edge)




IC Non-retiriggerable Monostable Multivibrators

74121

- Connect RC components for proper pulse width
- Two active-LOW trigger inputs
- One active-HIGH trigger input
- $t_w = R_{ext}C_{ext}\ln 2 = R_{ext}C_{ext}0.693$

74121 block diagram and function table



 $V_{CC} = pin 14$ GND = pin 7

Inputs			Outputs	
\overline{A}_1	\overline{A}_2	В	Q	\overline{Q}
L	X	Н	L	Н
X	L	Н	L	Н
X	X	L	L	Н
Н	Н	X	L	Н
Н	↓	H	工	ப
↓	Н	Н	工	ப
↓	↓	H	工	ப
L	X	1	工	ப
X	L	1	乙	Т

H = HIGH voltage level

L = LOW voltage level

X = Don't care


↑ = LOW-to-HIGH transition

 \downarrow = HIGH-to-LOW transition

IC Retiriggerable Monostable Multivibrators

74123

New timing cycle each time new trigger applied




74123


- Dual multivibrator
- Active low reset (R_D) which forces Q low
- No internal timing resistor
- Pulse width is determined using, If $\mathrm{C}_{\mathrm{ext}}$ is greater than or equal to 1000 pF

$$t_{w} = 0.28R_{ext}C_{ext}\left(1 + \frac{700}{R_{ext}}\right)$$

 C_{ext}<1000pF, the graph in Figure 14-18 can be used to select components.

74123 logic symbol and function table





Input			Output	
R_D	\overline{A}	В	Q	\overline{Q}
L	X	X	L	Н
XX	H	X	L	Н
X	X	L	L	H
H	L	1	工	ъ
H	1	H	工	Ъ
1	L	Н	工	ጛ

H = HIGH voltage level

L = LOW voltage level

X = Don't care

↑ = LOW-to-HIGH transition

= HIGH-to-LOW transition

□ = One HIGH-level pulse

□ = One LOW-level pulse

(b)

esign a circuit using a 74121 to convert a 50-kHz, 80% duty cycle square wave to a 50-kHz, 35 outy cycle square wave. The structure and connection of a 74121 chip is given on the figure below	
(a) Determine R_{ext} value, if $C_{ext} = 1nF$	
(b) Determine period of the 50kHz signal (t_{period})	
(c) Determine pulse width (t_w)	
t _w =t _{period} *dutycycle	

Summary

- Multivibrator circuits are used to produce free-running clock oscillator waveforms or to produce a timed digital level change triggered by an external source.
- Capacitor voltage charging and discharging rates are the most common way to produce predictable time duration for oscillator and timing operations.

- An astable multivibrator is a free-running oscillator whose output oscillates between two voltage levels at a rate determined by an attached RC circuit.
- A monostable multivibrator is used to produce an output pulse that starts when the circuit receives an input trigger and lasts for a length of time dictated by the attached RC circuit.

- The 74121 is an IC monostable multivibrator (non-retriggerable) with two active-LOW and one active-HIGH input trigger sources and an active-HIGH and an active-LOW pulse output terminal.
- Retriggerable monostable multivibrators
 (74123) allow multiple input triggers to be
 acknowledged even if the output pulse from
 the previous trigger had not expired.

 The 555 IC is a general-purpose timer that can be used to make astable and monostable multivibrators and perform any number of other timing functions.

ECE210 Final Exam

Capacitor charging/discharging curve

$$\Delta v = E(1 - e^{-t/RC})$$

74121 output pulse width t

$$t_w = R_{ext} C_{ext} \ln(2)$$

$$t_w = 0.693 R_{ext} C_{ext}$$

555 timer t_{HI} and t_{LO}

$$t_{LO} = 0.693 R_B C$$

$$t_{H\!I}=0.693(R_{\scriptscriptstyle A}+R_{\scriptscriptstyle B})C$$

Monostable Multivibrators by 74123

 If Cext>1000 pF, the output pulse

$$t_w = 0.28 R_{ext} C_{ext} (1 + \frac{700}{R_{ext}})$$

found the right chart.

