

Custom Search

COURSES

Login


HIRE WITH US



Cache Memory in Computer Organization

Cache Memory is a special very high-speed memory. It is used to speed up and synchronizing with high-speed CPU. Cache memory is costlier than main memory or disk memory but economical than CPU registers. Cache memory is an extremely fast memory type that acts as a buffer between RAM and the CPU. It holds frequently requested data and instructions so that they are immediately available to the CPU when needed.

Cache memory is used to reduce the average time to access data from the Main memory. The cache is a smaller and faster memory which stores copies of the data from frequently used main memory locations. There are various different independent caches in a CPU, which store instructions and data.



Path to Predictive Analytics

Prepare your organization for machine learning and AI by moving to predictive analytics.

Levels of memory:

- **Level 1 or Register –**

It is a type of memory in which data is stored and accepted that are immediately stored in CPU. Most commonly used register is accumulator, Program counter, address register etc.

- **Level 2 or Cache memory –**

It is the fastest memory which has faster access time where data is temporarily stored for faster access.

- **Level 3 or Main Memory –**

It is memory on which computer works currently. It is small in size and once power is off data no longer stays in this memory.

- **Level 4 or Secondary Memory –**

It is external memory which is not as fast as main memory but data stays permanently in this memory.

Cache Performance:

When the processor needs to read or write a location in main memory, it first checks for a corresponding entry in the cache.

- If the processor finds that the memory location is in the cache, a **cache hit** has occurred and data is read from cache
- If the processor **does not** find the memory location in the cache, a **cache miss** has occurred. For a cache miss, the cache allocates a new entry and copies in data from main memory, then the request is fulfilled from the contents of the cache.

The performance of cache memory is frequently measured in terms of a quantity called **Hit ratio**.

$$\text{Hit ratio} = \text{hit} / (\text{hit} + \text{miss}) = \text{no. of hits} / \text{total accesses}$$

We can improve Cache performance using higher cache block size, higher associativity, reduce miss rate, reduce miss penalty, and reduce Reduce the time to hit in the cache.



are as follows. Direct mapping, Associative mapping, and Set-Associative mapping. These are explained below.

1. Direct Mapping –

The simplest technique, known as direct mapping, maps each block of main memory into only one possible cache line. or

In Direct mapping, assigne each memory block to a specific line in the cache. If a line is previously taken up by a memory block when a new block needs to be loaded, the old block is trashed. An address space is split into two parts index field and a tag field. The cache is used to store the tag field whereas the rest is stored in the main memory. Direct mapping's performance is directly proportional to the Hit ratio.

$$i = j \text{ modulo } m$$

where

i=cache line number

j= main memory block number

m=number of lines in the cache


For purposes of cache access, each main memory address can be viewed as consisting of three fields. The least significant w bits identify a unique word or byte within a block of main memory. In most contemporary machines, the address is at the byte level. The remaining s bits specify one of the 2^s blocks of main memory. The cache logic interprets these s bits as a tag of s-r bits (most significant portion) and a line field of r bits. This latter field identifies one of the $m=2^r$ lines of the cache.

Main
Memory




Cache
Memory






2. Associative Mapping –

In this type of mapping, the associative memory is used to store content and addresses of the memory word. Any block can go into any line of the cache. This means that the word id bits are used to identify which word in the block is needed, but the tag becomes all of the remaining bits. This enables the placement of any word at any place in the cache memory. It is considered to be the fastest and the most flexible mapping form.





3. Set-associative Mapping –

This form of mapping is an enhanced form of direct mapping where the drawbacks of direct mapping are removed. Set associative addresses the problem of possible thrashing in the direct mapping method. It does this by saying that instead of having exactly one line that a block can map to in the cache, we will group a few lines together creating a **set**. Then a block in memory can map to any one of the lines of a specific set..Set-associative mapping allows that each word that is present in the cache can have two or more words in the main memory for the same index address. Set associative cache mapping combines the best of direct and associative cache mapping techniques.

In this case, the cache consists of a number of sets, each of which consists of a number of lines. The relationships are

$$m = v * k$$

$$i = j \bmod v$$

where

i=cache set number

j=main memory block number


v=number of sets

m=number of lines in the cache number of sets

k=number of lines in each set



Cache
Memory



Application of Cache Memory –

1. Usually, the cache memory can store a reasonable number of blocks at any given time, but this number is small compared to the total number of blocks in the main memory.
2. The correspondence between the main memory blocks and those in the cache is specified by a mapping function.

Types of Cache –

- **Primary Cache –**

A primary cache is always located on the processor chip. This cache is small and its access time is comparable to that of processor registers.

- **Secondary Cache –**

Secondary cache is placed between the primary cache and the rest of the memory. It is referred to as the level 2 (L2) cache. Often, the Level 2 cache is also housed on the processor chip.



part of main memory should be given priority and loaded in cache is decided based on locality of reference.

Types of Locality of reference

1. Spatial Locality of reference

This says that there is a chance that element will be present in the close proximity to the reference point and next time if again searched then more close proximity to the point of reference.

2. Temporal Locality of reference

In this Least recently used algorithm will be used. Whenever there is page fault occurs within a word will not only load word in main memory but complete page fault will be loaded because spatial locality of reference rule says that if you are referring any word next word will be referred in its register that's why we load complete page table so the complete block will be loaded.

Great value for money.
Ideal for web infrastructure workloads.

~~S\$ 88,99~~
S\$ 84,99

[Customize](#)

Powered by
Intel® Xeon®
R210-1270v2
Intel Xeon E3-1270v2
16GB • 2x1TB

leaseweb

GATE Practice Questions –

Que-1: A computer has a 256 KByte, 4-way set associative, write back data cache with the block size of 32 Bytes. The processor sends 32-bit addresses to the cache controller. Each cache tag directory entry contains, in addition, to address tag, 2 valid bits, 1 modified bit and 1 replacement bit. The number of bits in the tag field of an address is

- (A) 11
- (B) 14
- (C) 16
- (D) 27



Explanation: <https://www.geeksforgeeks.org/gate-gate-cs-2012-question-54/>

Que-2: Consider the data given in previous question. The size of the cache tag directory is

- (A) 160 Kbits
- (B) 136 bits
- (C) 40 Kbits
- (D) 32 bits

Answer: (A)

Explanation: <https://www.geeksforgeeks.org/gate-gate-cs-2012-question-55/>

Que-3: An 8KB direct-mapped write-back cache is organized as multiple blocks, each of size 32-bytes. The processor generates 32-bit addresses. The cache controller maintains the tag information for each cache block comprising of the following.

- 1 Valid bit
- 1 Modified bit


As many bits as the minimum needed to identify the memory block mapped in the cache. What is the total size of memory needed at the cache controller to store meta-data (tags) for the cache?

- (A) 4864 bits
- (B) 6144 bits
- (C) 6656 bits
- (D) 5376 bits

Answer: (D)

Explanation: <https://www.geeksforgeeks.org/gate-gate-cs-2011-question-43/>

Article Contributed by **Pooja Taneja and Vaishali Bhatia**. Please write comments if you find anything incorrect, or you want to share more information about the topic discussed above.



Great value for money.
Ideal for web infrastructure
workloads.

~~S\$ 88,99~~
S\$ 84,99

[Customize](#)



Powered by
Intel® Xeon®
R210-1270v2
Intel Xeon E3-1270v2
16GB • 2x1TB

Recommended Posts:

- Computer Organization | Locality and Cache friendly code
- Locality of Reference and Cache Operation in Cache Memory
- Difference between Virtual memory and Cache memory
- Cache Organization | Set 1 (Introduction)
- Cache Memory Design
- 2D and 2.5D Memory organization
- Computer Organization | Basic Computer Instructions
- Differences between Computer Architecture and Computer Organization
- Computer Organization | Performance of Computer
- BUS Arbitration in Computer Organization
- MPU Communication in Computer Organization
- Peripherals Devices in Computer Organization
- Computer Organization | Micro-Operation
- Computer Organization | Different Instruction Cycles
- Computer Organization | Booth's Algorithm

Improved By : VaibhavRai3, SarswatiPandey, shrutiss48





Article Tags : Computer Organization & Architecture GATE CS Operating Systems

Operating Systems-Memory Management

Practice Tags : Operating Systems



6

2.2

☐ To-do ☐ Done

Based on 9 vote(s)

Feedback/ Suggest Improvement

Add Notes

Improve Article

Please write to us at contribute@geeksforgeeks.org to report any issue with the above content.

Writing code in comment? Please use ide.geeksforgeeks.org, generate link and share the link here.

Load Comments





See how your visitors are really using your website.

TRY IT FOR FREE

HIDE AD • AD VIA BUYSSELLADS

A computer science portal for geeks

5th Floor, A-118,
Sector-136, Noida, Uttar Pradesh - 201305
feedback@geeksforgeeks.org

COMPANY

About Us
Careers
Privacy Policy
Contact Us

PRACTICE

Courses
Company-wise
Topic-wise
How to begin?

LEARN

Algorithms
Data Structures
Languages
CS Subjects
Video Tutorials

CONTRIBUTE

Write an Article
Write Interview Experience
Internships
Videos

@geeksforgeeks, Some rights reserved

