CET 241: Day 4

Dr. Noori KIM

Agenda

- Memory access, addressing mode
- ARM flow control: Branch instructions

Recap

- What is a C program?
 - Simply just a text file




- Contains only human readable characters
- Can be opened with notepad
- Computer stores characters via ASCII code mapping
 - Every character is represented by bits


A heart of computers (the generalization of computing process)

- 1. Fetch: instructions
 - From memory into CU
- 2. Decode: split instructions
 - Opcode, Operand..
 - Pass values to ALU
- $\mathsf{ALU} \operatorname{\prec}$ 3. Execute: perform the operation
 - (4. Write back)

In short, the C program execution flow





Each process requires F-D-E process




- 1. Fetch instructions
- 2. Decode via ISA
- 3. Execute
- (4. Write back)

Machine codes are stored in memory






Fetch Instruction: pc = 0x08001ACDecode Instruction: 2100 = MOVS r1, #0x00




Execute Instruction:

MOVS r1, #0x00




Fetch Next Instruction: pc = pc + 2

Decode & Execute: 2201 = MOVS r2, #0x01




Fetch Next Instruction: pc = pc + 2

Decode & Execute: 188B = ADDS r3, r1, r2




Fetch Next Instruction: pc = pc + 2

Decode & Execute: 2000 = MOVS r0, #0x00



Three-state pipeline: Fetch, Decode, Execution

- Pipelining allows hardware resources to be fully utilized
- One 32-bit instruction or two 16-bit instructions can be fetched.



Pipeline of 32-bit instructions

Instruction Set Architecture: ISA

Machine language	Assembly language								
Encoding 0's and 1's: binary	Writing in textual form								
Copy the value from "Regist	ter 9" into "Register 3."								
1110 0001 1010 0000 0011 0000 0000 1001	MOV R3, R9								
Assembler									

ISA: The design of the machine language encoding

4

ARM Instruction Set

nis ch	apter de	scribes the ARM instruction set.	
	4.1	Instruction Set Summary	4-2
	4.2	The Condition Field	4-5
	4.3	Branch and Exchange (BX)	4-6
	4.4	Branch and Branch with Link (B, BL)	4-8
	4.5	Data Processing	4-10
	4.6	PSR Transfer (MRS, MSR)	4-17
	4.7	Multiply and Multiply-Accumulate (MUL, MLA)	4-22
	4.8	Multiply Long and Multiply-Accumulate Long (MULL,MLAL)	4-24
	4.9	Single Data Transfer (LDR, STR)	4-26
	4.10	Halfword and Signed Data Transfer	4-32
	4.11	Block Data Transfer (LDM, STM)	4-37
	4.12	Single Data Swap (SWP)	4-43
	4.13	Software Interrupt (SWI)	4-45
	4.14	Coprocessor Data Operations (CDP)	4-47
	4.15	Coprocessor Data Transfers (LDC, STC)	4-49
	4.16	Coprocessor Register Transfers (MRC, MCR)	4-53
	4.17	Undefined Instruction	4-55
	4.18	Instruction Set Examples	4-56

An important note:

- Although CORTEX-M4 uses Thumb2
 ISA, we learn ARM ISA as it is a superset of Thumb2 ISA
- Therefore you may expect slight difference in terms of real execution of your assembly code.

Instruction							Binary format													HEX format																		
MOV R5, #0x	:12	2					11	10	_0	01	11.	_1	01	0_	00	00	0_	0	10)1	_0	00	0_	00	00	1_(00	10)2		0	xl	3	ЗA	0_	50	12	ì
	1	1	1	0	0	0	1	1	1	0	1	0	0	C	C) (0	0	1	0	1	0	0	0	0	0	0	0	1	0	0	1	C)				




Figure 4-4: Data processing instructions

Instruction	Binary format	HEX format
MOV R5, #0x12	$1110_0011_1010_0000_0101_0000_0001_0010_2$	0xE3A0_5012
1		

4.2 The Condition Field

Rd: = Op2

Move register or constant

MOV

In ARM state, all instructions are conditionally executed according to the state of the CPSR condition codes and the instruction's condition field. This field (bits 31:28) determines the circumstances under which an instruction is to be executed. If the state

determines the circumstances under which an instruction is to be executed. If the state of the C, N, Z and V flags fulfils the conditions encoded by the field, the instruction is executed, otherwise it is ignored.

4.5

There are sixteen possible conditions, each represented by a two-character suffix that can be appended to the instruction's mnemonic. For example, a Branch (B in assembly language) becomes BEQ for "Branch if Equal", which means the Branch will only be taken if the Z flag is set.


In practice, fifteen different conditions may be used: these are listed in *Table 4-2:*Condition code summary. The sixteenth (1111) is reserved, and must not be used.

In the absence of a suffix, the condition field of most instructions is set to "Always" (sufix AL). This means the instruction will always be executed regardless of the CPSR condition codes.

Code	Sufflx	Flags	Meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or same
0011	CC	C clear	unsigned lower
0100	MI	N set	negative
0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	no overflow
1000	HI	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N equals V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

Table 4-2: Condition code summary

An arbitrary example of arm asm code to examine .s to .o converting



Addressing modes, starting from ISA memory access mechanism recap:


5. Memory access mechanisms: LDR and STR

LDR and STR

- ONLY these two special instructions do this job
- Can access memory address

IMPORTANT CONCEPT to be checked


- To assign (represent) a number (constant) in a computer we need two parameters
 - Value (content)
 - Address




Value1 EQU 0x2009.C040

LDR R1, = Value1 (1)


LDR RO, [R1] (2)







When we store it back

R0





Addr	Contents
0x2000.0000	
	•
	·
C040	1 byte
0x2009.C041	
0x2009.C042	
0x2009	
0x2009.C014	
0x2009.C015	
0x2009.C016	
0x2009.C017	





Test differences





Load/Store Instructions variation

General load/store instruction format (Homework for exam)

```
LDR Rd,[Rn] ;load memory at [Rn] to Rd
STR Rt,[Rn] ;store Rt to memory at [Rn]
LDR Rd,[Rn, #n]; load memory at [Rn+n] to Rd, no update on Rn
LDR Rd,[Rn, #n]!; Rn=Rn+n then load memory at the new Rn to Rd
LDR Rd,[Rn], #n; load memory at Rn to Rd, then Rn=Rn+n
Study this for your exam.
```

Offset modes

- 1. an immediate as offset
 - ldr r3, [r1, #4]
- 2. a register as offset
 - ldr r3, [r1, r2]
- 3. a scaled register as offset
 - ldr r3, [r1, r2, LSL#2]


Addressing modes

The different ways of determining the address of the operands

- 1. A prefix address mode (!)
 - ldr r3, [r1, #4]!
 - ldr r3, [r1, r2]!
 - ldr r3, [r1, r2, LSL#2]!
- 2. Postfix address mode (brackets)
 - ldr r3, [r1], #4
 - ldr r3, [r1], r2
 - ldr r3, [r1], r2, LSL#2
- 3. Offset address mode (etc)
 - ldr r3, [r1, #4]
 - ldr r3, [r1, r2]
 - ldr r3, [r1, r2, LSL#2]
- 4. PC relative address mode
 - Idr r0, [PC, #offset]
 - Idr r0, =0x12345676
- 5. Immediate address mode
 - mov r0, #15

Register indirect address mode

Practice: LDR, MOV



```
startup LPC17xx.s system LPC17xx.c
               test.s
                         ENTRY
                  6
                                                  ; Entry into the code segment
                     : Label main which is branched to on reset
up 1
                  9
                       main
                 10
                         LDR R0, =0x12 ;8 bits (1 byte) in hex
                 11
                         MOV R1, #0x12
                 12
                    LDR R0, =0x1234 ;16 bits (2 byte2) in hex
                 13
.PC17xx.c (GPIO)
                 14
                     MOV R1, #0x1234
vice.h (Startup)
                 15
_LPC17xx.s (Start
                 16
                     LDR R0, =0xffffffff ;32 bits (4 byte2) in hex, special case 1
LPC17xx.c (Start
                 17
                    MOV R1, #0xffffffff
                 18
                      LDR R0, =0x100000000 ;32 bits (4 byte2) in hex, special case 2
                 19
                        MOV R1, #0x10000000
                 20
                 21
                 22
                 23
                     ; Infinitely loop when we're done
                 24
                     loop
                 25
                              loop ; Branch to the label loop
                         В
                 26
                 27
                       END : End of file
unc... 0 → Tem...
```

```
C17xx.c...
LPC17xx.c...

==564 RO-data=204 RW-data=0 ZI-data=512

kf" - 0 Error(s), 0 Warning(s).


1: 00:00:00
```


D LPC17xx.s...





Go to debug mode










1. Memory window (bottom right Short 0E300 Ascii 0E300 Long corner) setting: mouse right click Float 0E300 0E300 Double 1A E7FEE7FE 03 00000000 0x000000D6: E7FEE7FE E7FEE7FE E7FEE7 Add '0x12' to. 12 F2410112 0x000000F2: 02001000 00001000 47701000 477047


0x0000010E: F2412034 F04F2134 F04F30FF F04F31FF


Memory 1















A message from previous examples

- The complier is smart enough to analyze codes case by case written by users
- The complier is always finding an efficient way to optimize code and program



A summary of MOV and LDR with addressing modes

- MOV Rd, #number ;can handle limited size of number less than 2 bytes (Immediate addressing)
- LDR Rd, [Rn]; Contents at address Rn will be loaded to Rd (Indexed addressing)
- LDR Rd, =Number_more_than_2 byte_such_as_address; PC relative addressing LDR Rd, [pc]
- LDR Rd, =Number_less_than_2 byte ; immediate addressing such as MOV

MOV instructions

```
MOV Rd , operand2Rd \leftarrow operand2MVN Rd , operand2Rd \leftarrow NOT operand2
```

```
MOV r4, r5 ; Copy r5 to r4

MVN r4, r5 ; r4 = bitwise logical NOT of r5

MOV r1, r2, LSL #3 ; r1 = r2 << 3

MOV r0, PC ; Copy PC (r15) to r0

MOV r1, SP ; Copy SP (r13) to r1
```

MOVW Rd, #imm16 Move Wide, Rd ← #imm16		
MOVT Rd, #imm16	Move Top,	Rd ← #imm16 << 16
MOV Rd, #const Move, Rd ← const		

Example: Load a 32-bit number into a register

```
MOVW r0, #0x4321 ; r0 = 0x00004321
MOVT r0, #0x8765 ; r0 = 0x87654321
```

Order does matter!


- MOVW will zero the upper halfword
- MOVT won't zero the lower halfword

```
MOVT r0, #0x8765 ; r0 = 0x8765xxxx
MOVW r0, #0x4321 ; r0 = 0x00004321
```

Playing with bits (binary #)

- Identify even or odd numbers by checking LSB
 - **–** 0:
 - **–** 1:
- 2. Division by 2ⁿ: shift to by n bits
- 3. Multiply by 2ⁿ: shift to by n bits

Shift instructions



- The second operand of ALU has a special hardware called Barrel shifter
- Example:

```
ADD r1, r0, r0, LSL #3; r1 = r0 + r0 << 3 = 9 \times r0
```

```
Examples:
```

```
- ADD r1, r0, r0, LSL #3
; r1 = r0 + r0 << 3 = r0 + 8 × r0


- ADD r1, r0, r0, LSR #3
; r1 = r0 + r0 >> 3 = r0 + r0/8 (unsigned)

- ADD r1, r0, r0, ASR #3
; r1 = r0 + r0 >> 3 = r0 + r0/8 (signed)
```

• Use Barrel shifter to speed up the application


ADD r1, r0, r0, LSL #3 <=> MOV r2, #9 ; r2 = 9 MUL r1, r0, r2; r1 = r0 * 9

Shift Operations



Use the ASR instruction when manipulating signed numbers, and use the LSR instruction when shifting unsigned numbers

I had hard time to understand the real difference between LSR and ASR but hope this image helps you to understand the same. In LSR(Logical Shift Right) the MSB(Most Significant Bit) is replaced by 0 where as In ASR(Arithematic Shift Right) MSB is same as the earlier MSB before being shifted .(Similar for Left Shift) ASR is useful in computing with signed values in two-complement representation.



Use the ASR instruction when manipulating signed numbers, and use the LSR instruction when shifting unsigned numbers

Table 1: Initial memory address and content

Address data	Content data
0x1000.000C	0xAAAA.AAAA
0x1000.0008	0x5555.5555
0x1000.0004	0x89AB.CDEF
0x1000.0000	0x0123.4567

(d) Which memory address data will be updated after executing the following code?

```
MOV R0, #0x10000000
```

2 MOV R1, #0x0C

MOV R2, #0x08

STR R1, [R0, R2, LSR#1]

(2)0x1000.0000

(4)0x1000.0004

(6)0x89AB.CDEF

(e) Before executing the code from the previous question, what is the original content data in the memory address of part (d)?

(1)0x04

(2)0x5555.5555

(3)0x08

(4)0x0123.4567

(5)0x0C

(6)0x89AB.CDEF

(f) After executing the code from the previous question, what is the new content data in the memory address?

(1)0x04

(2)0x1000.0000

(3)0x08

(4)0x1000.0004

(5)0x0C

(6)0x89AB.CDEF

Branch Instructions

Instruction	Operands	Brief description	Flags
В	label	Branch	-
BL	label	Branch with Link	-
BLX	Rm	Branch indirect with Link	-
ВХ	Rm	Branch indirect	-

- B label: causes a branch to label.
- *BL label*: instruction copies the address of the next instruction into r14 (Ir, the link register), and causes a branch to label.
- BX Rm: branch to the address held in Rm
- BLX Rm: copies the address of the next instruction into r14 (Ir, the link register) and branch to the address held in Rm

- The "Branch with link (BL)" instruction implements a subroutine call by writing PC-4 (returning address) into the LR of the current.
- To return from subroutine, simply need to restore the PC from the LR:
 - MOV pc, Ir
- By default, the "Branch" instruction does not affect LR, unless otherwise "BL"

Number Interpretation

Which is greater?

OXFFFFFFF OR 0X00000001

If they represent signed numbers, the latter is greater

```
(-1 < 1).
```

If they represent unsigned numbers, the former is greater

```
(4294967295 > 1).
```

Which is Greater: 0xFFFFFFF or 0x00000001?

It's **software's responsibility** to tell computer how to interpret data:

- If written in C, declare the signed vs unsigned variable
- If written in Assembly, use signed vs unsigned branch instructions

```
signed int x, y;
x = -1;
y = 1;
if (x > y)
...
```

BLE: Branch if less than or equal, signed ≤

```
unsigned int x, y;
x = 4294967295;
y = 1;
if (x > y)
...
```

BLS: Branch if lower or same, unsigned ≤

Condition Codes

Suffix	Description	Flags tested
EQ	EQual	
NE	Not Equal	

MI	MInus (Negative)	
PL	PLus (Positive or Zero)	
VS	oVerflow Set	
VC	oVerflow Clear	
HI	Unsigned Higher	
LS	Unsigned Lower or Same	
GE	Signed Greater or Equal	
LT	Signed Less Than	
GT	Signed Greater Than	
LE	Signed Less than or Equal	
AL	ALways	

Note AL is the default and does not need to be specified

Suffix	Description	Flags tested
EQ	EQual	Z=1
NE	Not Equal	Z=0

MI	MInus (Negative)	N=1
PL	PLus (Positive or Zero)	N=0
VS	oVerflow Set	V=1
VC	oVerflow Clear	V=0
HI	Unsigned Higher	C=1 & Z=0
LS	Unsigned Lower or Same	C=0 or Z=1
GE	Signed Greater or Equal	N=V
LT	Signed Less Than	N!=V
GT	Signed Greater Than	Z=0 & N=V
LE	Signed Less than or Equal	Z=1 or N!=V
AL	ALways	

CMP r0, r1

We in fact perform subtraction r0 - r1, without saving the result.

	N = 0
V = 0	 No overflow, implying the result is correct. The result is non-negative, Thus r0 - r1 ≥ 0, i.e., r0 ≥ r1

R0=0x1111.1111 R1=0x1111.1110 R0-R1=0x0000.0001 N=0 (pos), V=0 (P-P=P, can) R0-R1>0 \Rightarrow R0>R1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

We in fact perform subtraction r0 - r1, without saving the result.

	N = 1
V = 1	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as negative and in fact it should be non-negative. Thus r0 - r1 ≥ 0 in reality., i.e. r0 ≥ r1

R0=0x0000.0000 =0 R1=0x8000.0000 =- 2^{31} R0-R1=0x8000.0000 N=1 (neg) , V=1 (P-N=N, can't) R0-R1=0- $-2^{31} > 0 \implies$ R0>R1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

We in fact perform subtraction r0 - r1, without saving the result.

	N = 1
V = 0	 No overflow, implying the result is correct. The result is negative. Thus r0 - r1 < 0, i.e., r0 < r1

R0=0xF000.0000 R1=0x7000.0000 R0-R1=0x8000.0000=- 2^{31} N=1 (neg), V=0 (N-P=N, can) R0-R1<0 \rightarrow R0<R1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

We in fact perform subtraction r0 - r1, without saving the result.

	N = 0
V = 1	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as non-negative and in fact it should be negative. Thus r0 - r1 < 0 in reality, i.e., r0 < r1

R0=0x8000.0000 =- 2^{31} R1=0x1000.0000 = 2^{28} R0-R1=0x7000.0000 N=0 (pos) , V=1 (N-P=P, can't) R0-R1=- 2^{31} - 2^{28} < 0 \rightarrow R0<R1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

CMP r0, r1

We in fact perform subtraction r0 - r1, without saving the result.

	N = 0	N = 1
V = 0	 No overflow, implying the result is correct. The result is non-negative, Thus r0 - r1 ≥ 0, i.e., r0 ≥ r1 	 No overflow, implying the result is correct. The result is negative. Thus r0 - r1 < 0, i.e., r0 < r1
V = 1	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as non-negative and in fact it should be negative. Thus r0 - r1 < 0 in reality, i.e., r0 < r1 	 Overflow occurs, implying the result is incorrect. The result is mistakenly reported as negative and in fact it should be nonnegative. Thus r0 - r1 ≥ 0 in reality., i.e. r0 ≥ r1

- If N == V, then it is signed greater or equal (GE).
- Otherwise, it is signed less than (LT)

Signed vs. Unsigned

Conditional codes applied to branch instructions

Compare	Signed	Unsigned
==	EQ	EQ
≠	NE	NE
>	GT	HI
≥	GE	HS
<	LT	LO
≤	LE	LS



Compare	Signed	Unsigned
==	BEQ	BEQ
!=	BNE	BNE
>	BGT	BHI
>=	BGE	BHS
<	BLT	BLO
<=	BLE	BLS


Branch Instructions

- Branches are a necessary evil
 - Software can't avoid them
 - Hardware engineers' anathema (hate them)
 - Messing up pipeline

Cycle				1	2	3	4	5
Address	Operation	-						
0x8000	BL [Fetch	Decode	Execute	Linkret	Adjust		
0x8004	X		Fetch	Decode				
0x8008	XX			Fetch				
0x8FEC	ADD				Fetch	Decode		г .
0x8FF0	SUB					Fetch	Decode	
0x8FF4	MOV						Fetch	Decode Fetch

Branch Instructions + condition codes

	Instruction	Description	Flags tested
Unconditional	B label	Branch to label	
Branch			
	BEQ label	Branch if EQual	Z = 1
	BNE label	Branch if Not Equal	Z = 0
	BMI label	Branch if MInus (Negative)	N = 1
	BPL label	Branch if PLus (Positive or Zero)	N = 0
	BVS label	Branch if oVerflow Set	V = 1
Conditional	BVC label	Branch if oVerflow Clear	V = 0
Branch	BHI label	Branch if unsigned HIgher	C = 1 & Z = 0
	BLS label	Branch if unsigned Lower or Same	C = 0 or Z = 1
	BGE label	Branch if signed Greater or Equal	N = V
	BLT label	Branch if signed Less Than	N != V
	BGT label	Branch if signed Greater Than	Z = 0 & N = V
	BLE label	Branch if signed Less than or Equal	Z = 1 or $N = !V$



Example 1: CMP

$$f(x) = |x|$$

```
Area absolute, CODE, READONLY
EXPORT __main
ENTRY

__main PROC

?


done B done ; deadloop

ENDP
END
```

Note: RSB = Reverse SuBtract

Example 2: If-then-else

```
C Program
if (a == 1)
    b = 3;
else
    b = 4;
```



```
; r1 = a, r2 = b
; compare a and 1
; go to else if a ≠ 1
then
? ; b = 3
; go to endif
else
endif
```

Example 3-1: For Loop

```
C Program
int i;
int sum = 0;
for(i = 0; i < 10; i++){
   sum += i;
}</pre>
```

i = 0 sum = 0

Implementation 1:

```
MOV r0, #0 ; i
MOV r1, #0 ; sum

B check
loop

check
endloop
```

Example 3-2: For Loop

```
C Program
int i;
int sum = 0;
for(i = 0; i < 10; i++){
   sum += i;
}</pre>
```

i = 0 sum = 0

Implementation 2:

```
MOV r0, #0 ; i
MOV r1, #0 ; sum

loop

P

B loop
endloop
```