

# INTRODUCTION

This tutorial presents a comprehensive, hands-on guide to designing and implementing an **FSK (Frequency Shift Keying) modem** on the **ARTY A7 FPGA board**. Using **Simulink**, **Vitis HLS**, and **Vivado**, the tutorial demonstrates the process of building a functional digital communication system from simulation to hardware, including testbenches, filtering, modulation/demodulation, and UART integration. It is intended for engineers and students looking to understand practical aspects of digital modem implementation on FPGAs.

## Summary

The document is divided in the following main sections:

### 1. FSK Modulation and Demodulation

- Introduces FSK principles and asynchronous detection using envelope detectors with squaring and low-pass filtering.
- Modulation and demodulation blocks are modelled in Simulink with 10 kHz and 15 kHz carriers at a 1 MHz sampling rate.
- A testbench in MATLAB runs the simulation and verifies the waveforms, forming the basis for FPGA implementation.

### 2. HLS Filter Design

- Filters from the Simulink model are re-implemented in C/C++ using **Vitis HLS** (High-Level Synthesis).
- Focuses on second-order **direct form II** filters, implemented via C code based on Simulink coefficients.
- Includes validation using GDB-based testbenches and waveform analysis.
- The HLS filters (two bandpass and one low-pass) are compiled into IP-cores for use in Vivado.

### 3. The Vivado Project

- Managed through bash and TCL scripts for automation.
- Uses a **block design** to graphically instantiate modem components, including the HLS filters.
- Additional VHDL modules (comparator, 2:1 MUX, sinewave generator) support core modem functionality.

- A VHDL testbench simulates binary modulation-demodulation using a pseudo-random binary source.

#### 4. The Vivado UART Testbench

- Integrates UART transmission with FSK modulation, creating a robust test scenario for real-world communication.
- Applications span embedded, industrial, automotive, satellite, and SCADA systems.
- Simulates a complete UART transmission path through an FSK modem and back into a UART receiver.
- Verifies data integrity by looping 1024 transmissions and confirming that transmitted and received data match modulo 256.
- Demonstrates system stability and correctness even under multiple transfers.

## FSK MODULATION AND DEMODULATION

A description about FSK digital modulation is available at:

[https://www.tutorialspoint.com/digital\\_communication/digital\\_communication\\_frequency\\_shift\\_keying.htm](https://www.tutorialspoint.com/digital_communication/digital_communication_frequency_shift_keying.htm)

And:


<https://www.technologyuk.net/telecommunications/telecom-principles/digital-modulation-part-one.shtml>

We are going now to do a preliminary Simulink model with the modulation and demodulation blocks, to prove the feasibility of the design we are going to create for the FPGA.




Asynchronous detection is used, and envelope detectors with squaring and lowpass filtering will be used in the receiver:

<https://uk.mathworks.com/help/dsp/ug/envelope-detection-in-simulink.html>


The modulator scheme:




Has been done in Simulink:




Similarly, the demodulator scheme:



Has been reproduced in simulink as well:



To test them, the following simulink diagram has been prepared:



Aided by a matlab script used to set up and run the simulation:


Editor - /home/caccolillo/Downloads/FSK\_MODEM/SIMULINK/run\_modem.m

```

1 % MATLAB Script to open
2
3 % Define the model name
4 modelName = 'FSK_MODEM';
5
6 fcarrier = 10000;
7 fdelta = (fcarrier/100)*50;
8
9 sample_time = 1/(100*fcarrier);
10
11 % Check if the model is already loaded
12 if ~bdIsLoaded(modelName)
13     % Load the model
14     load_system(modelName);
15 end
16
17 % Open the model in Simulink
18 open_system(modelName);
19
20 % Run the simulation
21 sim(modelName);
22
23 % Optional: Display message when simulation is complete
24 disp('Simulation complete.');
25


```

Key waveforms have been plot, to confirm the validity of the model visually:




The system is using a 1 MHz sampling rate, we are using a 10 KHz and 15 KHz carriers.


The BPF filters in the receiver are configured as follows:




The simulink model, will be used as a blueprint to design the FPGA modem hereon.



The envelope detector has been implemented as shown below:





For each filter, we can get a C header file with coefficients:

```

MATLAB R2021b
HOME PLOTS APPS EDITOR VIEW
New Open Save Print Go To Find Refactor Profiler ANALYZE RUN
FILE / > home > caccillo > Downloads > FSK_MODEM > SIMULINK
Editor :/home/caccillo/Downloads/FSK_MODEM/SIMULINK/fdaceof1.h
run.modem.m fdaceof1.h + [1]
1 /* Filter Coefficients (C Source) generated by the Filter Design and Analysis Tool
2 * Generated by MATLAB(R) R2021b and Signal Processing Toolbox 8.7.
3 * Generated on: 28-Jun-2025 16:15:09
4 */
5 /*
6 * Discrete-Time IIR Filter (real)
7 */
8 /* Filter Structure : Direct-Form II, Second-Order Sections
9 * Number of Sections : 5
10 * Stable : Yes
11 * Linear Phase : No
12 */
13 /*
14 * General type conversion for MATLAB generated C-code */
15 #include "mcc_types.h"
16 /*
17 * Expected path to mccTypes.h
18 * /home/caccillo/Downloads/FSK_MODEM/SIMULINK/include/mccTypes.h
19 */
20 /*
21 * Warning - Filter coefficients were truncated to fit specified data type.
22 * The resulting response may not match generated theoretical response.
23 * Use the Filter Design & Analysis Tool to design accurate
24 * int32 filter coefficients.
25 */
26 #define MWCPT_NREC 7
27 #define int32_T_HNM(MWCPT_NREC) { 1,2,3,1,2,1,2,1 }
28 #define int32_T_HNM(MWCPT_NREC)[1] = { 1,
29     9117545, 0, 0
30 };
31 #define int32_T_HNM(MWCPT_NREC)[2] = { 1,
32     2147483647, 0, -2147483648
33 };
34 #define int32_T_HNM(MWCPT_NREC)[3] = { 1,
35     9117545, 0, 0
36 };
37 #define int32_T_HNM(MWCPT_NREC)[4] = { 1,
38     2147483647, 0, -2147483648
39 };
40 #define int32_T_HNM(MWCPT_NREC)[5] = { 1,
41     9398292, 0, 0
42 };
43 #define int32_T_HNM(MWCPT_NREC)[6] = { 1,
44     2147483647, 0, -2147483648
45 };
46 #define int32_T_HNM(MWCPT_NREC)[7] = { 1,
47     2147483647, 0, 0
48 };
49 #define int32_T_HNM(MWCPT_NREC)[8] = { 1,
50     2147483647, 0, 0
51 };
52 */
53 #define int32_T_HNM(MWCPT_NREC) { 1,2,3,1,2,1,2,1 }
54 #define int32_T_HNM(MWCPT_NREC)[1] = { 1,
55     2147483647, 0, 0
56 };

```

```

MATLAB R2021b
HOME PLOTS APPS EDITOR VIEW
FILE Compare Go To Find Refactor ANALYZE Run SECTION RUN
New Open Save Print NAVIGATE CODE Analyze Section Break Run and Advance Run Section Run to End SECTION Run Step Stop
Editor - home/carcollino/Downloads/FSK_MODEM/SIMULINK/fdaceofs1.h
/run/modem.m fdaceofs1.h
22 // Warning - Filter coefficients were truncated to fit specified data type.
23 * The resulting response may not match theoretical response.
24 * Use the Filter Design & Analysis Tool to design accurate
25 * int32 filter coefficients.
26
27 #define MUXPT_NSEC 1
28 const int32_T MUXPT_NSEC = { 1,3,1,3,1,3,1 } ;
29
30 const int32_T NUM[MUXPT_NSEC][13] = {
31
32     { 9117343, 0x0, 0
33     },
34     { 2147483447, 0x0, -2147483448
35     },
36     { 9117343, 0x0, 0
37     },
38     { 2147483447, 0x0, -2147483448
39     },
40     { 9098292, 0x0, 0
41     },
42     { 2147483447, 0x0, -2147483448
43     },
44     { 9098292, 0x0, 0
45     },
46     { 2147483447, 0x0, -2147483448
47     },
48     { 9098292, 0x0, 0
49     },
50     { 2147483447, 0x0, -2147483448
51     },
52     { 1, 0
53     },
54     { 2147483447, 0x0, -2147483448
55     },
56     { 0x0, 0
57     },
58     { 2147483447, -2147483448, 2138011531
59     },
60     { 2147483447, 0x0, 0
61     },
62     { 2147483447, 0x0, -2147483448
63     },
64     { 2147483447, -2147483448, 2138720858
65     },
66     { 2147483447, 0x0, 0
67     },
68     { 2147483447, -2147483448, 2129287084
69     },
70     { 2147483447, 0x0, 0
71     },
72     { 2147483447, -2147483448, 2129287084
73     },
74     { 2147483447, 0x0, 0
75     },
76     { 1, 0
77 }
78

```

Zoom: 80% | UTF-8 | LF | C++ source or header file | Ln 53 Col 13


It will be the starting point to implement the filters via Vitis HLS.

## HLS FILTER

HLS allows the design of filters seen in the Simulink model, by using C/C++ hardware aware code.


Now let's delve into the details of the filters.

By opening the first BPF, we can have a look at its HW occupancy report:




There's a summary about the number of arithmetic resources used, namely adders, multipliers, alongside the number of delay lines.

By pressing on the model symbol on the bottom of the left panel, and by selecting “build model using basic elements”, and then by pressing “realise model”:



A block diagram with the filter gets created:



The filter topology is direct form II, second order sections.

For some theory background, the following resources are useful:

[https://www.dsprelated.com/freebooks/filters/Four\\_Direct\\_Forms.html](https://www.dsprelated.com/freebooks/filters/Four_Direct_Forms.html)

[https://www.dsprelated.com/freebooks/filters/Direct\\_Form\\_II.html](https://www.dsprelated.com/freebooks/filters/Direct_Form_II.html)

[https://www.ti.com/lit/an/spra509/spra509.pdf?ts=1754211231378&ref\\_url=https%253A%252F%252Fwww.google.com%252F](https://www.ti.com/lit/an/spra509/spra509.pdf?ts=1754211231378&ref_url=https%253A%252F%252Fwww.google.com%252F)

The block diagram above, can be used as a source of inspiration to code in C the filter to be implemented in HLS.

The landing page from where gather information about HLS is:

<https://www.amd.com/en/products/software/adaptive-socs-and-fpgas/vitis/vitis-hls.html>

For the absolute beginner, the tutorial might be a good idea:

<https://docs.amd.com/r/en-US/Vitis-Tutorials-Getting-Started/Vitis-HLS>

Going back to the C code, the filter gets coded as follows:

```

Synthesis Summary(solution1) filter1.cpp x

1 #include "filter1.hpp"
2
3
4 // Section 1: static internal state
5= data_type section1(data_type input) {
6     static bool initialized = false;
7     static data_type d1;
8     static data_type d2;
9
10    // One-time initialization
11    if (!initialized) {
12        d1 = 0.0;
13        d2 = 0.0;
14        initialized = true;
15    }
16
17
18    // Scaled input
19    accum_type input_scaled = input * scaleconst1_section1;
20
21    // Filter math
22    accum_type a2mul = d1 * coeff_a2_section1;
23    accum_type a3mul = d2 * coeff_a3_section1;
24    accum_type alsum = (input_scaled - a2mul) - a3mul;
25    accum_type blsum = alsum - d2; // b3 = -1 * d2
26
27    // Update delay line
28    d2 = d1;
29    d1 = alsum;
30
31    // Scaled output
32    return blsum * scaleconst2_section1;
33}
34
35 // Section 2: static internal state
36= data_type section2(data_type input) {
37     static bool initialized = false;
38     static data_type d1;
39     static data_type d2;
40
41     // One-time initialization
42     if (!initialized) {
43         d1 = 0.0;
44         d2 = 0.0;
45         initialized = true;
46     }
47
48     // Filter math
49     accum_type a2mul = d1 * coeff_a2_section2;
50     accum_type a3mul = d2 * coeff_a3_section2;
51     accum_type alsum = (input - a2mul) - a3mul;
52     accum_type blsum = alsum - d2; // b3 = -1 * d2
53
54     // Update delay line
55     d2 = d1;
56     d1 = alsum;
57
58     return blsum;
59}
60
61 // Top-level function using both sections
62= data_type filter1(data_type input) {
63     data_type stage1;
64     data_type output;
65
66     stage1 = section1(input);
67     output = section2(stage1);
68     return output;
69}
70
71

```

Filter coefficients have been saved in the header file:


```

1 // Synthesis Summary(solution1)      filter1.cpp      filter1.hpp x
2
3 #include <ap_int.h>
4 #include <ap_fixed.h>
5 #include <math.h>
6
7 // Data format
8 const int DataWordSize = 25;
9 const int DataIntSize = 3;
10 const float DataMaxVal = pow(2.0, DataIntSize-1);
11 typedef ap_fixed<DataWordSize, DataIntSize, AP_RND, AP_SAT, 0> data_type;
12
13 //coefficient constants and data types
14 const int CoeffWordSize = 18;
15 const int CoeffIntSize = 4;
16 typedef ap_fixed<CoeffWordSize, CoeffIntSize, AP_RND, AP_SAT, 0> coeff_type;
17
18
19 // Coefficients for section 1
20 const coeff_type scaleconst1_section1 = 6.1170672733034965E-03;
21 const coeff_type coeff_a2_section1 = -1.9812743944956361E+00;
22 const coeff_type coeff_a3_section1 = 9.9095325489279062E-01;
23 const coeff_type scaleconst2_section1 = 6.1170672733034965E-03;
24
25 // Coefficients for section 2
26 const coeff_type coeff_a2_section2 = -1.9836937929369820E+00;
27 const coeff_type coeff_a3_section2 = 9.9174538760882180E-01;
28
29 typedef ap_fixed<DataWordSize+CoeffWordSize+3, DataIntSize+CoeffIntSize, AP_TRN, AP_WRAP, 0> accum_type;
30
31
32
33 // Processes one sample through the fixed-point IIR filter
34 data_type filter1(data_type input);
35 data_type section1(data_type input);
36 data_type section2(data_type input);
37
38
39
40

```

Fixed point arithmetic is in use to perform arithmetic operations.

Coefficients have been taken from Simulink, as can be seen from the excerpt of the Simulink filter designer coefficient section:



Filter Coefficients

```

-1
Denominator:
1
-1.981274394495638137492056150222197175026
0.990953254852790624808185384608805175596
Gain:
0.00511706727303456461259036108557629632
-----
Section #2
-----
Numerator:
1
0
-1
Denominator:
1
-1.983693792936982003283219465624930560889
0.99174538760882180454814260837224543095
Gain:
0.00511706727303456461259036108557629632
-----
Output Gain:
1

```

A C testbench has been prepared for an early validation of the filter by using GDB:

Synthesis Summary(solution1) filter1.cpp filter1.hpp filter1\_tb.cpp x

```

1 #include <stdio.h>
2 #include <stdint.h>
3 #include "filter1.hpp"
4
5
6 #define STEP_INPUT 3
7 #define NUM_SAMPLES 256000
8
9 #define FS 1000000.0 // Sampling frequency: 1 MHz
10#define F0 100.0 // Chirp start frequency: 100 Hz
11#define F1 20000.0 // Chirp end frequency: 20 kHz
12#define AMPLITUDE 0.1 // Chirp amplitude ( $\pm 0.1$ )
13#define M_PI 3.14159265358979323846
14
15
16// Define filter function prototype
17extern data_type filter1(data_type input);
18extern data_type section1(data_type input);
19extern data_type section2(data_type input);
20
21
22
23int main() {
24    data_type input = 0;
25    data_type output = 0;
26
27    // =====
28    // Step Response Section
29    // =====
30    FILE *fp = fopen("step_response.csv", "w");
31    if (!fp) {
32        perror("Failed to open file");
33        return 0;
34    }
35
36    fprintf(fp, "Sample,Input,Output\n");
37
38    for (int n = 0; n < NUM_SAMPLES; ++n) {
39        input = STEP_INPUT;
40        output = filter1(input);
41        fprintf(fp, "%d,%d,%d\n", n, input, output );
42    }
43
44    fclose(fp);
45    printf("Step response saved to step_response.csv\n");


```

```

45     printf("Step response saved to step_response.csv\n");
46
47 // =====
48 // Chirp Signal Section
49 // =====
50 FILE *fp_chirp = fopen("chirp_response.csv", "w");
51 if (!fp_chirp) {
52     perror("Failed to open chirp_response.csv");
53     return 0;
54 }
55
56 fprintf(fp_chirp, "Sample,Input,Output\n");
57
58 double T = NUM_SAMPLES / FS;           // Total time duration (in seconds)
59 double k = (F1 - F0) / T;             // Chirp rate (Hz/s)
60
61 for (int n = 0; n < NUM_SAMPLES; ++n) {
62     double t = n / FS;                // Time in seconds
63     double phase = 2.0 * M_PI * (F0 * t + 0.5 * k * t * t); // Chirp phase
64     double chirp_val = AMPLITUDE * sin(phase);           // Floating-point value in [-1,1]
65
66     // Convert to signed integer in range [-1, 1]
67     input = (data_type)(chirp_val);
68     output = filter1(input);
69
70     fprintf(fp_chirp, "%d,%d,%d\n", n, input, output);
71 }
72
73 fclose(fp_chirp);
74 printf("Chirp response saved to chirp_response.csv\n");
75
76 // Run Python plotting script
77 system("python3 ./plot_csv.py");
78
79 return 0;
80 }
81

```


The testbench collects the response of the filter to an input step signal, and a chirp, collects data in a csv file, and in the end runs a python script used to plot the csv files:



```

1 import csv
2 import matplotlib.pyplot as plt
3
4 # ---- Step Response ----
5 step_samples = []
6 step_inputs = []
7 step_outputs = []
8
9 with open('./step_response.csv', 'r') as file:
10     reader = csv.DictReader(file)
11     for row in reader:
12         step_samples.append(int(row['Sample']))
13         step_inputs.append(int(row['Input']))
14         step_outputs.append(int(row['Output']))
15
16 # ---- Chirp Response ----
17 chirp_samples = []
18 chirp_inputs = []
19 chirp_outputs = []
20
21 with open('./chirp_response.csv', 'r') as file:
22     reader = csv.DictReader(file)
23     for row in reader:
24         chirp_samples.append(int(row['Sample']))
25         chirp_inputs.append(int(row['Input']))
26         chirp_outputs.append(int(row['Output']))
27
28 # ---- Plotting ----
29 plt.figure(figsize=(12, 10))
30
31 # Step Response Plot
32 plt.subplot(2, 1, 1)
33 plt.plot(step_samples, step_inputs, label='Input', linestyle='--')
34 plt.plot(step_samples, step_outputs, label='Output', marker='o', linestyle='--')
35 plt.title('Step Response')
36 plt.xlabel('Sample')
37 plt.ylabel('Amplitude')
38 plt.grid(True)
39 plt.legend()
40
41 # Chirp Response Plot
42 plt.subplot(2, 1, 2)
43 plt.plot(chirp_samples, chirp_inputs, label='Input', linestyle='--')
44 plt.plot(chirp_samples, chirp_outputs, label='Output', marker='o', linestyle='--')
45 plt.title('Chirp Response')
46 plt.xlabel('Sample')
47 plt.ylabel('Amplitude')
48 plt.grid(True)
49 plt.legend()
50
51 plt.tight_layout()
52 plt.savefig("./filter_responses_15k.png", dpi=300)
53 plt.show()
54


```




In terms of occupied resources, we have:

Performance & Resource Estimates ⓘ																
Modules & Loops		Issue Type	Violation Type	Distance	Slack	Latency(cycles)	Latency(ns)	Iteration Latency	Interval	Trip Count	Pipelined	BRAM	DSP	FF	LUT	URAM
▼ filter1	●	section1		-	-	19	190.000	-	20	-	no	0	7	1098	1125	0
	●	section2		-	-	11	110.000	-	11	-	no	0	5	731	591	0
	●			-	-	6	60.000	-	6	-	no	0	2	337	517	0


The very same testbench seen before, can also be used to perform the C to RTL simulation of the implemented HW. Once executed it, by opening the waveform viewer, we can see the HW filter implementation in action:



The step response closely resembles the one of the starting filter used in Simulink:




We can also look at the response of the filter to a chirp input signal:



Once tested, the filter gets exported as an IP-core, to be included in Vivado's IP-catalogue.

All the project is automatically managed by bash and tcl scripts:



```

plot_csv.py
hls_build.sh

```

```

#!/bin/bash
# Script name: run_vitis_hls.sh
# Exit on any error
set -e
# Starting Vitis HLS build process...
# Run the first Vitis HLS command
echo "Running: vitis_hls hls_build.tcl"
vitis_hls hls_build.tcl
# Run the second Vitis HLS command
echo "Running: vitis_hls -p filter_envelope_detector/hls.app"
vitis_hls -p filter_envelope_detector/hls.app
echo "Vitis HLS build completed successfully."

```

```

plot_csv.py
hls_build.tcl


```



```

# This script sets up and compiles an HLS project.
# vitis_hls hls_build.tcl
# vitis_hls -p hls_proj/hls.app
# open_project -reset band_pass_filter_15k
# set_top filter1
# add_files filter1.cpp
# add_files filter1_tb.cpp
# add_files -tb plot_csv.py
# open_solution -reset "solution1"
# set_part xc7a100t-csg324-1
# create_clock -period 10 -name default
# cosim_design -format ip_catalog -rtl verilog
# synth_design
# cosim_design -clean
# export_design -rtl verilog -format ip_catalog -description "BPF_15KHz" -vendor "cacciolillo" -display_name "filter1" -output "../filter1.zip"
# exit

```

A similar approach has been followed for the second bandpass filter:





```
Synthesis Summary(solution1) filter2.cpp x
1 #include "filter2.hpp"
2
3
4
5 @data_type filter2(data_type input) {
6     static bool initialized = false;
7     static data_type d1;
8     static data_type d2;
9     static data_type output;
10
11    // One-time initialization
12    if (!initialized) {
13        d1 = 0.0;
14        d2 = 0.0;
15        output = 0.0;
16        initialized = true;
17    }
18
19
20    // Scale the input
21    accum_type scaled_input = input * scaleconst1;
22
23    // Filter operations
24    accum_type a2mul = d1 * a2;
25    accum_type a3mul = d2 * a3;
26
27    accum_type a2sum = scaled_input - a2mul;
28    accum_type alsum = a2sum - a3mul;
29
30    output = alsum - d2;
31
32    // Update delay line (internal static variables)
33    d2 = d1;
34    d1 = alsum;
35
36    return output;
37}
```

```
Synthesis Summary(solution1) filter2.cpp filter2.hpp x
1 #include <ap_int.h>
2 #include <ap_fixed.h>
3 #include <math.h>
4
5
6 // Data format
7 const int DataWordSize = 25;
8 const int DataIntSize = 3;
9 const float DataMaxVal = pow(2.0, DataIntSize-1);
10 typedef ap_fixed<DataWordSize, DataIntSize, AP_RND, AP_SAT, 0> data_type;
11
12
13 //coefficient constants and data types
14 const int CoeffWordSize = 18;
15 const int CoeffIntSize = 4;
16 typedef ap_fixed<CoeffWordSize, CoeffIntSize, AP_RND, AP_SAT, 0> coeff_type;
17
18 // Coefficients
19 const coeff_type scaleconst1 = 0.5174976764364075E-03;
20 const coeff_type a2 = -1.9830539690604794E+00;
21 const coeff_type a3 = 9.8696500464712711E-01;
22
23 typedef ap_fixed<DataWordSize+CoeffWordSize+3, DataIntSize+CoeffIntSize, AP_TRN, AP_WRAP, 0> accum_type;
24
25 // Processes one sample through the fixed-point IIR filter
26 data_type filter2(data_type input);
```

```

Filter Coefficients

-----  

Denominator:  

1  

-1.981274394495638137492056150222197175026  

0.590953254852790624808185384608805175596  

Gain:  

0.006117067273303456461259036108557629632  

-----  

Section #2  

-----  

Numerator:  

1  

0  

-1  

Denominator:  

1  

-1.983693792936982003283219455624930560889  

0.59174538760882180454814260837224543095  

Gain:  


0.006117067273303456461259036108557629632  

-----  



Output Gain:  


1

```



And the same story goes with the lowpass filter used in the envelope detector:





```


1 Synthesis Summary(solution1) 2 Filter_envelope_detector.cpp x
2
3
4 #include "filter_envelope_detector.hpp"
5
6 data_type applyIIRfilter(data_type filter_in) {
7     static bool initialized = false;
8     static data_type delay0;
9     static data_type delay1;
10    static data_type output_register;
11
12    // One-time initialization
13    if (!initialized) {
14        delay0 = 0.0;
15        delay1 = 0.0;
16        output_register = 0.0;
17        initialized = true;
18    }
19
20    // Signal path logic
21    data_type input_register = filter_in;
22    accum_type scale1 = input_register * scaleconst;
23    accum_type inputconv1 = scale1;
24
25    accum_type a2mull = delay0 * coeff_a2_section1;
26    accum_type a3mull = delay1 * coeff_a3_section1;
27    accum_type b2mull = delay0 * coeff_b2_section1;
28
29    accum_type a2sum1 = inputconv1 - a2mull;
30    accum_type alsum1 = a2sum1 - a3mull;
31    accum_type b2sum1 = alsum1 + b2mull;
32    accum_type blsum1 = b2sum1 + delay1;
33
34    output_register = blsum1;
35
36    // Update delay line
37    delay1 = delay0;
38    delay0 = alsum1;
39
40    //return output sample
41    return output_register;
42}

```

```

Synthesis Summary(solution1) filter_envelope_detector.cpp filter_envelope_detector_tb.cpp filter_envelope_detector.hpp
1 #include <ap_int.h>
2 #include <ap_fixed.h>
3 #include <math.h>
4
5
6 // Data format
7 const int DataWordSize = 25;
8 const int DataIntSize = 3;
9 const float DataMaxVal = pow(2.0, DataIntSize-1);
10 typedef ap_fixed<DataWordSize, DataIntSize, AP_RND, AP_SAT, 0> data_type;
11
12
13 //coefficient constants and data types
14 const int CoeffWordSize = 18;
15 const int CoeffIntSize = 4;
16 typedef ap_fixed<CoeffWordSize, CoeffIntSize, AP_RND, AP_SAT, 0> coeff_type;
17 const coeff_type scaleconstl = 1.0980991655570851E-03;
18 const coeff_type coeff_b1_section1 = 1.0000000000000000E+00;
19 const coeff_type coeff_b2_section1 = 2.0000000000000000E+00;
20 const coeff_type coeff_b3_section1 = 1.0000000000000000E+00;
21 const coeff_type coeff_a2_section1 = -1.9041023073513077E-00;
22 const coeff_type coeff_a3_section1 = 9.0849470401353605E-01;
23
24
25 typedef ap_fixed<DataWordSize+CoeffWordSize+3, DataIntSize+CoeffIntSize, AP_TRN, AP_WRAP, 0> accum_type;
26


```



As we can see, by using HLS, all of the three filters needed to build the FSK non coherent modem have been built.

## THE VIVADO PROJECT

The Vivado design is managed via bash and tcl scripts:



```

vivado_build.sh
~/Downloads/TUTORIAL_FSK/FSK_MODEM/VIVADO
Save  ⌂  -  ⌂  ⌂

1 #!/bin/bash
2
3 # Exit on any error
4 set -e
5
6 echo "Starting Vivado build process..."
7 echo "Running: prj.tcl"
8 vivado -mode batch -source prj.tcl
9
10 echo "Vivado build completed successfully."
11

```


  


```

sh  Tab Width: 8  Ln 1, Col 1  INS

54
55
56 #Add simulation sources
57 set_property SOURCE_SET sources_1 [get_filesets sim_1]
58 add_files -fileset sim_1 -norecurse ./tb_modem.vhd
59
60 #Add design sources
61 add_files -norecurse ./clocked_comparator_25bit.vhd ./mux2toi_32bit.vhd ./sinewave_generator.vhd
62 update_compile_order -fileset sources_1
63
64 #Build block design
65 source ./bd.tcl
66
67 #Create hdL wrapper
68 make_wrapper -files [get_files ./project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
69 add_files -norecurse ./project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
70 update_compile_order -fileset sources_1
71
72 #Add waveform configuration file
73 add_files -fileset sim_1 -norecurse ./tb_design_1_wrapper_behav.wcfg
74 set_property xsim.view ./tb_design_1_wrapper_behav.wcfg [get_filesets sim_1]
75

```

```


Tcl  Tab Width: 8  Ln 53, Col 2  INS

prj.tcl
~/Downloads/TUTORIAL_FSK/FSK_MODEM/VIVADO
prj.tcl
Save  ⌂  -  ⌂  ⌂


1 # Set the reference directory for source file relative paths (by default the value is script directory path)
2 set origin_dir "."
3
4
5 # Set the project name
6 set_xll_proj_name "project_1"
7
8 # Set the directory path for the original project from where this script was exported
9 set orig_proj_dir "[file normalize "$origin_dir/project_1"]"
10
11
12
13 # Create project
14 create_project ${_xll_proj_name} ./${_xll_proj_name} -part xc7a100tcsg324-1
15
16 # Set the directory path for the new project
17 set proj_dir [get_property directory [current_project]]
18
19 # Set project properties
20 set obj [current_project]
21 set_property -name "board_part" -value "digilentinc.com:arty:a7-100:part0:1.1" -objects $obj
22 set_property -name "default_lib" -value "xil_defaultlib" -objects $obj
23 set_property -name "enable_resource_estimation" -value "0" -objects $obj
24 set_property -name "enable_vhdl_2008" -value "1" -objects $obj
25 set_property -name "ip_cache_permissions" -value "read write" -objects $obj
26 set_property -name "ip_output_repo" -value "$proj_dir/${_xll_proj_name}.cache/ip" -objects $obj
27 set_property -name "mem_enable_memory_map_generation" -value "0" -objects $obj
28 set_property -name "mem_enable_ip_catalog_indexing" -value "0" -objects $obj
29 set_property -name "revised_directory_structure" -value "1" -objects $obj
30 set_property -name "sim.central_dir" -value "$proj_dir/${_xll_proj_name}.ip_user_files" -objects $obj
31 set_property -name "sim.ip.auto_export_scripts" -value "1" -objects $obj
32 set_property -name "simulator_language" -value "Mixed" -objects $obj
33 set_property -name "sim_compile_state" -value "0" -objects $obj
34 set_property -name "sim_ip_repo_paths" -value "HDL" -objects $obj
35 set_property -name "webtalk.activehdl_export_sim" -value "1" -objects $obj
36 set_property -name "webtalk.modelsim_export_sim" -value "52" -objects $obj
37 set_property -name "webtalk.questa_export_sim" -value "52" -objects $obj
38 set_property -name "webtalk.vivera_export_sim" -value "52" -objects $obj
39 set_property -name "webtalk.vcs_export_sim" -value "52" -objects $obj
40 set_property -name "webtalk.xilm_export_sim" -value "52" -objects $obj
41 set_property -name "webtalk.xsim_export_sim" -value "52" -objects $obj
42 set_property -name "webtalk.xsim_launch_sim" -value "142" -objects $obj
43
44
45
46 # Set IP repository paths
47 set obj [get_filesets sources_1]
48 if { ${obj} != {} } {
49   set_property "ip_repo_paths" "[file normalize "$origin_dir/../HLS"]" $obj
50
51   # Rebuild user ip_repo's index before adding any source files
52   update_ip_catalog -rebuild
53 }



```


By launching the bash script, the Vivado project gets built:




The modem has been implemented in a graphical fashion in a block design:







As we can see, the three HLS filters appear under IP-catalogue:



In addition to that, three VHDL files have been prepared:

- A clocked comparator:

```

clocked_comparator_25bit.vhd
/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/VIVADO/clocked_comparator_25bit.vhd

Q |  | ← | → | X |  | // |  | Q |
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 entity clocked_comparator_25bit is
6   port (
7     clk      : in std_logic;
8     reset    : in std_logic; -- optional reset
9     A        : in std_logic_vector(24 downto 0);
10    B        : in std_logic_vector(24 downto 0);
11    A_gt_B  : out std_logic
12  );
13 end entity;
14
15 architecture rtl of clocked_comparator_25bit is
16   signal A_signed, B_signed : signed(24 downto 0);
17   signal result           : std_logic := '0';
18 begin
19
20   -- Convert inputs to signed
21   A_signed <= signed(A);
22   B_signed <= signed(B);
23
24   -- Clocked process
25   process(clk, reset)
26   begin
27     if reset = '1' then
28       result <= '0';
29     elsif rising_edge(clk) then
30       if A_signed > B_signed then
31         result <= '1';
32       else
33         result <= '0';
34     end if;
35   end if;
36 end process;
37
38   -- Output assignment
39   A_gt_B <= result;
40
41 end architecture;
42

```

- A MUX 2:1:

```

mux2to1_32bit.vhd
/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/VIVADO/mux2to1_32bit.vhd

Q |  | ← | → | X |  | // |  | Q |
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3
4 entity mux2to1 is
5   Port (
6     A      : in std_logic_vector(15 downto 0); -- Input A
7     B      : in std_logic_vector(15 downto 0); -- Input B
8     Sel   : in std_logic;                      -- Select line
9     Y      : out std_logic_vector(15 downto 0) -- Output
10    );
11 end mux2to1;
12
13 architecture Behavioral of mux2to1 is
14 begin
15   process(A, B, Sel)
16   begin
17     if Sel = '0' then
18       Y <= A;
19     else
20       Y <= B;
21     end if;
22   end process;
23 end Behavioral;

```

- A sinewave generator:

sinewave\_generator.vhd

/home/caccolillo/Downloads/TUTORIAL\_FSK/FSK\_MODEM/VIVADO/sinewave\_generator.vhd

```
1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity sinewave_generator is
6     Port (
7         clk        : in  STD_logic;
8         frequency_setting : in  STD_logic_vector(7 downto 0); -- 8-bit frequency control
9         sine_out      : out STD_logic_vector(15 downto 0) -- 16-bit sine wave output
10    );
11 end sinewave_generator;
12
13 architecture Behavioral of sinewave_generator is
14
15     -- Constants
16     constant LUT_SIZE : integer := 256;
17
18
19
20
21     type sine_table_type is array(0 to 255) of unsigned(15 downto 0);
22
23     signal sine_table : sine_table_type := (
24         0 => to_unsigned(35446, 16),
25         1 => to_unsigned(36182, 16),
26         2 => to_unsigned(36918, 16),
27         3 => to_unsigned(37652, 16),
28         4 => to_unsigned(38385, 16),
29         5 => to_unsigned(39118, 16),
30         6 => to_unsigned(39847, 16),
31         7 => to_unsigned(40574, 16),
32         8 => to_unsigned(41298, 16),
33         9 => to_unsigned(42019, 16),
34        10 => to_unsigned(42735, 16),
35        11 => to_unsigned(43447, 16),
36        12 => to_unsigned(44154, 16),
37        13 => to_unsigned(44855, 16),
38        14 => to_unsigned(45551, 16),
39        15 => to_unsigned(46241, 16),
40        16 => to_unsigned(46924, 16),
41        17 => to_unsigned(47602, 16),
42        18 => to_unsigned(48271, 16),
43        19 => to_unsigned(48933, 16),
44        20 => to_unsigned(49586, 16),
45        21 => to_unsigned(50232, 16),
46        22 => to_unsigned(50868, 16),
47        23 => to_unsigned(51494, 16),
48        24 => to_unsigned(52111, 16),
49        25 => to_unsigned(52718, 16),
50        26 => to_unsigned(53314, 16),
51        27 => to_unsigned(53899, 16),
52        28 => to_unsigned(54473, 16),
53        29 => to_unsigned(55035, 16),
54        30 => to_unsigned(55586, 16),
55        31 => to_unsigned(56123, 16),
56        32 => to_unsigned(56658, 16),
57        33 => to_unsigned(57178, 16),
58        34 => to_unsigned(57687, 16),
59        35 => to_unsigned(58182, 16),
60        36 => to_unsigned(58663, 16),
61        37 => to_unsigned(59130, 16),
62        38 => to_unsigned(59583, 16).
```

sinewave\_generator.vhd

/home/caccolillo/Downloads/TUTORIAL\_FSK/FSK\_MODEM/MVADO/sinewave\_generator.vhd

```

251 :    227 => to_unsigned(12170, 16),
252 :    228 => to_unsigned(12878, 16),
253 :    229 => to_unsigned(13604, 16),
254 :    230 => to_unsigned(14349, 16),
255 :    231 => to_unsigned(15113, 16),
256 :    232 => to_unsigned(15895, 16),
257 :    233 => to_unsigned(16695, 16),
258 :    234 => to_unsigned(17513, 16),
259 :    235 => to_unsigned(18349, 16),
260 :    236 => to_unsigned(19203, 16),
261 :    237 => to_unsigned(20075, 16),
262 :    238 => to_unsigned(20964, 16),
263 :    239 => to_unsigned(21870, 16),
264 :    240 => to_unsigned(22794, 16),
265 :    241 => to_unsigned(23734, 16),
266 :    242 => to_unsigned(24692, 16),
267 :    243 => to_unsigned(25666, 16),
268 :    244 => to_unsigned(26658, 16),
269 :    245 => to_unsigned(27666, 16),
270 :    246 => to_unsigned(28689, 16),
271 :    247 => to_unsigned(29730, 16),
272 :    248 => to_unsigned(30787, 16),
273 :    249 => to_unsigned(31860, 16),
274 :    250 => to_unsigned(32949, 16),
275 :    251 => to_unsigned(34054, 16),
276 :    252 => to_unsigned(35174, 16),
277 :    253 => to_unsigned(36308, 16),
278 :    254 => to_unsigned(37459, 16),
279 :    255 => to_unsigned(38615, 16)
280 :);
281 :
282 :
283 :
284 :-- Internal signals
285 :signal phase_accumulator : unsigned(15 downto 0) := (others => '0');
286 :signal phase_increment : unsigned(15 downto 0);
287 :
288 begin
289 :
290 :-- Calculate phase increment from frequency setting
291 process(frequency_setting)
292 begin
293   -- Map 8-bit frequency setting to 16-bit phase increment
294   -- Simple linear mapping: frequency_setting * constant
295   phase_increment <= resize(unsigned(frequency_setting) * 4, 16); -- Scale factor is arbitrary
296 end process;
297 :
298 :-- Phase accumulator and LUT access
299 process(clk)
300 begin
301   if rising_edge(clk) then
302     phase_accumulator <= phase_accumulator + phase_increment;
303   end if;
304 end process;
305 :
306 :-- Output sine wave sample from LUT
307 sine_out <= std_logic_vector(sine_table(to_integer(phase_accumulator(15 downto 8))));
308 :
309 end Behavioral;
310 :
311 :

```

In order to quickly evaluate the modem, a simple VHDL testbench has been prepared:

```

tb_modem.vhd
/home/caccollido/Downloads/TUTORIAL_FSKFSK_MODEM/vivado/tb_modem.vhd

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
use ieee.math_real.all;

entity tb_design_1_wrapper is
end tb_design_1_wrapper;
architecture sim of tb_design_1_wrapper is
begin
  -- Component Declaration
  component design_1_wrapper
    port (
      PSK_modulated_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
      clk' : in STD_LOGIC;
      fsk_modulating_data_in : in STD_LOGIC;
      fsk_desmodulated_data_out : out STD_LOGIC_VECTOR ( 0 to 0 );
      fsk_modulated_data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
      rst' : in STD_LOGIC;
      start' : in STD_LOGIC
    );
  end component;



  -- Signals
  signal en : std_logic := '0';
  signal clk : std_logic := '0';
  signal rst : std_logic := '1';
  signal start : std_logic := '1';
  signal fsk_modulating_data : std_logic_vector(31 downto 0) := (others => '0');
  signal fsk_desmodulated_data_out : std_logic_vector(0 to 0) := (others => '0');
  signal lfsr_reg : std_logic_vector(31 downto 0) := (others => '1'); -- Non-zero seed
  signal fsk_modulated_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );

  -- Constants
  constant CLK_PERIOD : time := 10 ns; -- 100 MHz
begin
begin
  -- DUT instantiation
  uut: design_1_wrapper
    port map (
      PSK_modulated_data => PSK_modulated_data,
      fsk_desmodulated_data_out => fsk_desmodulated_data_out,
      clk' => clk,
      rst' => rst,
      start' => start,
      fsk_binary_modulating_data_in => fsk_modulating_data,
      fsk_modulated_data_out' => fsk_modulated_data_out
    );
  end;
  -- PSK_modulated_data <- std_logic_vector(resize(signed(fsk_modulated_data_out), 32));
  PSK_modulated_data <- std_logic_vector(resize(unsigned(fsk_modulated_data_out(15 downto 3)), 32));
  -- Clock generation (100 MHz)
  clk_process : process
    begin
      while true loop
        clk <= '0';
        wait for CLK_PERIOD / 2;
        clk <= '1';
        wait for CLK_PERIOD / 2;
      end loop;
    end process;
  end;
  -- Stimulus process
  stim_proc : process
    variable cycle_count : integer := 0;
    variable start_cycle_count : integer := 0;
    variable start_start_count : integer := 0;
    variable square_state : boolean := false;
    begin
      wait for CLK_PERIOD * 1; -- allow some initial delay
      if rst = '1' then
        -- Reset active for first 50 clock cycles
        wait for CLK_PERIOD * 50;
        rst <= "0";
      end if;
      wait for CLK_PERIOD;
      start := true;
      start_start_count := start_cycle_count;
      start_cycle_count := 0;
      square_state := false;
      process(clk, rst)
      begin
        if rst = '1' then
          lfsr_reg <= x"00001000"; -- Reset to non-zero value
        else
          if rising_edge(clk) then
            if(en = '1')then
              -- Polynomial: x^32 + x^22 + x^2 + x^1 + 1 (tap positions: 32,22,2,1)
              feedback := lfsr_reg(31) or lfsr_reg(21) or lfsr_reg(1) or lfsr_reg(0);
              lfsr_reg := lfsr_reg(30 downto 0) & (lfsr_reg(31) xor lfsr_reg(21) xor lfsr_reg(1) xor lfsr_reg(0));
            end if;
          end if;
        end process;
      end;
    end;
  end sim;
  110 : 

```

A pseudo random sequence generator feeds the binary input of the modulator.

The output of the modulator is connected to the input of the demodulator, and its binary output gets observed in the simulation window:




By zooming in across the binary input transitions:



We can spot glitches on the demodulated data.

This is due to the filters not being too much aggressive, in favour of a reduced HW complexity.

The FPGA implementation matches the behaviour of the simulink model:



This usually should not be an issue, as the transmission is serial, and we could think of inserting an UART to serialise and de-serialise the parallel data to be transmitted via the FSK modem.

# THE VIVADO UART TESTBENCH

UART combined with FSK modulation is used in systems that require simple, reliable data communication over noisy or long-distance channels.

This solution, combines the simplicity of UART with the noise resistance and transmission range of FSK.

Some common applications are:

- Embedded and Industrial Systems: Wireless or long-distance communication using UART interfaced with an FSK modem.
- Wireless Sensor Networks: Microcontrollers send UART data to FSK transceivers for low-power RF communication.
- Audio-Based Data Transfer: UART data is converted to FSK signals for transmission over telephone lines or audio channels.
- Amateur Radio: Used in digital radio protocols like AX.25 and APRS for serial-to-radio communication.
- Smart Metering: Utility meters transmit data using UART-to-FSK over RF or power lines.
- Automotive and Rail Systems: UART data modulated via FSK for robust transmission over noisy wired channels.
- Satellite Communication: Small satellites use UART with FSK radios for low-power ground station links.

Here's some examples of commercial products leveraging this technical solution:

- rf & wireless modules like rfm69 and sx127x use uart or spi interfaces and modulate data using fsk, gfsk, or ook. they're common in iot and remote sensing.
- audio fsk modems such as the tcm3105 and mobilinkd tnc3 handle legacy protocols like bell 202 and afsk1200. they rely on uart for input and are used in scada systems and amateur radio.

- smart metering chips like st7580 and tms320c2000 paired with afe031 apply fsk, psk, or ofdm modulation. uart links digital control to analog modulation hardware for plc communication.
- satellite systems such as amsat's fox-1 use uart to transfer telemetry data via ax.25 protocol into fsk modems, typically at 1200 bps.
- industrial scada modems in the rad series bridge uart or rs-232 interfaces to modulated fsk links, enabling robust data transmission in legacy infrastructure.

In order to test the behaviour of the FSK modem designed so far, when coupled with an UART, a Vivado separate project has been created.

It is managed via bash and tcl scripts:



```
vivado_build.sh
#!/bin/bash
# Exit on any error
set -e
echo "Starting Vivado build process..."
echo "Running: prj.tcl"
vivado -mode batch -source prj.tcl
echo "Vivado build completed successfully."
11
```

```

Open ▾ Save ▾ ▾
prj.tcl
-/Download/TUTORIAL_FSK/FSK_MODEM/VIVADO/MODEM_TB

0 set _xll_proj_name_ "project_1"
7
8 # Set the directory path for the original project from where this script was exported
9 set orgin_dir "[file normalize "$origin_dir/project_1"]"
10
11
12
13 # Create project
14 create_project ${_xll_proj_name_} ./${_xll_proj_name_} -part xc7a100tcsg324-1
15
16 # Set the directory path for the new project
17 set proj_dir [get_property directory [current_project]]
18
19 # Set project properties
20 set obj [current_project]
21 set_property -name "board_part" -value "digilentinc.com:iarty-a7-100:part0:1.1" -objects $obj
22 set_property -name "device_bit" -value "xil_default" -objects $obj
23 set_property -name "enable_resource_estimation" -value "0" -objects $obj
24 set_property -name "enable_vhdl_2008" -value "1" -objects $obj
25 set_property -name "ip_cache_permissions" -value "read write" -objects $obj
26 set_property -name "ip_output_repo" -value "$proj_dir/${_xll_proj_name_}.cache/lp" -objects $obj
27 set_property -name "mem_enable_memory_map_generation" -value "1" -objects $obj
28 set_property -name "platform_board" -value "arty-a7-100" -objects $obj
29 set_property -name "simulated_directory" -value "1" -objects $obj
30 set_property -name "sim_central_dir" -value "$proj_dir/${_xll_proj_name_}.ip_user_files" -objects $obj
31 set_property -name "sim_ip.auto_export_scripts" -value "1" -objects $obj
32 set_property -name "simulator_language" -value "Mixed" -objects $obj
33 set_property -name "sim_compile_state" -value "1" -objects $obj
34 set_property -name "target_language" -value "VHDL" -objects $obj
35 set_property -name "webtalk.boundary_scan" -value "0" -objects $obj
36 set_property -name "webtalk.modelsim_export_sim" -value "52" -objects $obj
37 set_property -name "webtalk.questa_export_sim" -value "52" -objects $obj
38 set_property -name "webtalk.rvtera_export_sim" -value "52" -objects $obj
39 set_property -name "webtalk.vcs_export_sim" -value "52" -objects $obj
40 set_property -name "webtalk.xcellum_export_sim" -value "2" -objects $obj
41 set_property -name "webtalk.xstl_export_sim" -value "52" -objects $obj
42 set_property -name "webtalk.xstl_launch_sim" -value "142" -objects $obj
43
44 # Set IP repository paths
45 set obj [get_filesets sources_1]
46 if { $obj != {} } {
47     set_property -name "repo_paths" "[file normalize \"$origin_dir/../../\"]" $obj
48     # Rebuild user ip_repo's index before adding any source files
49     update_ip_catalog -rebuild
50 }
51
52 #Add design sources
53 add_files -norecurse ./UART_RX.vhd ./UART_TX.vhd
54 update_compile_order -fileset sources_1
55
56 #Add simulation sources
57 set_property SOURCE_SET sources_1 [get_filesets sim_1]
58 add_files -fileset sim_1 -norecurse ./UART_TB.vhd
59
60 #Add IP-core
61
62 create_ip -name design_1_wrapper -vendor user.org -library user -version 1.0 -module_name design_1_wrapper_0
63 generate_target {instantiation_template} [get_files ./project_1/project_1.srcs/sources_1/lp/design_1_wrapper_0/design_1_wrapper_0.xci]

Tcl ▾ Tab Width: 8 ▾ Ln 59, Col 1 ▾ INS
Tcl ▾ Tab Width: 8 ▾ Ln 59, Col 1 ▾ INS

```

A VHDL testbench has been created, in order to simulate the modem link:

UART\_TB.vhd

```

/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/MIVADO/MODEM_TB/UART_TB.vhd

Q | I | ← | → | X | D | F | // | E | ? |

1 | library IEEE;
2 | use IEEE.STD_LOGIC_1164.ALL;
3 | use IEEE.NUMERIC_STD.ALL;
4 |
5 | entity uart_tb is
6 | end uart_tb;
7 |
8 | architecture Behavioral of uart_tb is
9 |   constant CLK_PERIOD : time := 10 ns; -- 100 MHz
10 |
11 |   signal clk      : STD_logic := '0';
12 |   signal tx_start : STD_logic := '0';
13 |   signal tx_data  : STD_logic_vector(7 downto 0) := x"00"; -- test pattern
14 |   signal tx_line  : STD_logic;
15 |   signal rx_data  : STD_logic_vector(7 downto 0);
16 |   signal rx_valid : STD_logic;
17 |   signal busy     : STD_logic;
18 |   signal tx_start_0 : STD_logic;
19 |   signal fsk_demodulated_data_out : STD_logic_vector(0 DOWNTO 0);
20 |   signal start    : STD_logic:= '0';
21 |
22 |
23 | component design_1_wrapper is
24 | port (
25 |   clk : in STD_LOGIC;
26 |   rst : in STD_LOGIC;
27 |   start : in STD_LOGIC;
28 |   FSK_modulated_data : in STD_LOGIC_VECTOR ( 31 downto 0 );
29 |   fsk_modulated_data_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
30 |   tx_start_0 : in STD_LOGIC;
31 |   busy_0 : out STD_LOGIC;
32 |   data_in_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
33 |   rx_valid_0 : out STD_LOGIC;
34 |   rx_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 )
35 | );
36 | end component;
37 |
38 | component design_1_wrapper_0
39 | PORT (
40 |   FSK_modulated_data : IN STD_LOGIC_VECTOR(31 DOWNTO 0);
41 |   clk : IN STD_LOGIC;
42 |   fsk_binary_modulating_data_in : IN STD_LOGIC;
43 |   fsk_demodulated_data_out : OUT STD_LOGIC_VECTOR(0 DOWNTO 0);
44 |   fsk_modulated_data_out : OUT STD_LOGIC_VECTOR(15 DOWNTO 0);
45 |   rst : IN STD_LOGIC;
46 |   start : IN STD_LOGIC
47 | );
48 | end component;
49 |
50 | signal fsk_modulated_data_out : std_logic_vector ( 15 downto 0 );
51 | signal FSK_modulated_data    : std_logic_vector(31 downto 0) := (others => '0');
52 | signal rst                  : std_logic := '1';
53 |
54 |
55 | begin
56 |
57 |   FSK_modulated_data <= std_logic_vector(resize(unsigned(fsk_modulated_data_out(15 downto 0)), 32));
58 |
59 |
60 |   design_1_wrapper_inst : design_1_wrapper_0
61 |   <

```

## UART\_TB.vhd

/home/caccolillo/Downloads/TUTORIAL\_FSK/FSK\_MODEM/VIVADO/MODEM\_TB/UART\_TB.vhd

```
Q | H | ← | → | X | D | F | // | M | ? |  
61 :  
62 : design_1_wrapper_inst : design_1_wrapper_0  
63 : PORT MAP (  
64 :     FSK_modulated_data => FSK_modulated_data,  
65 :     clk => clk,  
66 :     fsk_binary_modulating_data_in => tx_line,  
67 :     fsk_demodulated_data_out => fsk_demodulated_data_out,  
68 :     fsk_modulated_data_out => fsk_modulated_data_out,  
69 :     rst => rst,  
70 :     start => start  
71 : );  
72 :  
73 : -- Clock generation  
74 : clk_process : process  
75 : begin  
76 :     while true loop  
77 :         clk <= '0';  
78 :         wait for CLK_PERIOD / 2;  
79 :         clk <= '1';  
80 :         wait for CLK_PERIOD / 2;  
81 :     end loop;  
82 : end process;  
83 :  
84 : -- DUT Instantiation (TX)  
85 : uart_tx_inst : entity work.uart_tx  
86 : port map (  
87 :     clk      => clk,  
88 :     tx_start => tx_start,  
89 :     data_in  => tx_data,  
90 :     tx_line  => tx_line,  
91 :     busy     => busy  
92 : );  
93 :  
94 : -- DUT Instantiation (RX)  
95 : uart_rx_inst : entity work.uart_rx  
96 : port map (  
97 :     clk      => clk,  
98 :     rx_line  => fsk_demodulated_data_out(0),  
99 :     rx_data  => rx_data,  
100 :    rx_valid => rx_valid  
101 : );  
102 :  
103 : -- Stimulus  
104 : stimulus : process  
105 : begin  
106 :  
107 :     wait for CLK_PERIOD * 1; -- allow some initial delay  
108 :  
109 :     -- Reset active for first 50 clock cycles  
110 :     wait for CLK_PERIOD * 50;  
111 :     rst <= '0';  
112 :  
113 :     wait for CLK_PERIOD;  
114 :  
115 :     wait for 100 ns;  
116 :     tx_start <= '1';  
117 :     wait for CLK_PERIOD;  
118 :     tx_start <= '0';  
119 :     wait for CLK_PERIOD;  
120 :     start <= '1';  
121 :  
122 : 
```

```

121      start <= '1';
122
123
124      for i in 0 to 1024 loop
125          wait until rx_valid='1';
126          wait for 230 us;
127
128          -- Assert that tx_data = rx_data + 1
129          if not (tx_data = x"00" and rx_data = x"00") then
130              assert unsigned(tx_data) = (unsigned(rx_data) + 1) mod 256
131              report "Mismatch: tx_data /= rx_data + 1 (mod 256)"
132              severity failure;
133          end if;
134
135          tx_start <= '1';
136          wait for CLK_PERIOD;
137          tx_start <= '0';
138          wait for CLK_PERIOD;
139          tx_data <= std_logic_vector(unsigned(tx_data) + 1);
140
141      end loop;
142
143      report "End of simulation..." severity failure;
144
145
146  end process;
147
148 end Behavioral;
149
150
151
152

```

No noise is present though.

A simple UART TX and rx vhdl files have been added to the design files:

```

UART_RX.vhd
/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/VIVADO/MODEM_TB/UART_RX.vhd

Q | H | ← | → | X | ⌂ | □ | X | // | ■ | Q |

1 library IEEE;
2 use IEEE.STD_LOGIC_1164.ALL;
3 use IEEE.NUMERIC_STD.ALL;
4
5 entity uart_rx is
6     Port (
7         clk      : in  std_logic;
8         rx_line  : in  std_logic;
9         rx_data  : out std_logic_vector(7 downto 0);
10        rx_valid : out std_logic
11    );
12 end uart_rx;
13
14 architecture Behavioral of uart_rx is
15     constant CLK_FREQ : integer := 100_000_000; -- Hz
16     constant BAUD_RATE : integer := 9600;
17     constant BIT_PERIOD : integer := CLK_FREQ / BAUD_RATE;
18     constant SAMPLE_POINT: integer := BIT_PERIOD / 2;
19
20     type rx_state_type is (IDLE, START_BIT, DATA_BITS, STOP_BIT);
21     signal rx_state : rx_state_type := IDLE;
22     signal bit_index : integer range 0 to 7 := 0;
23     signal rx_shift : std_logic_vector(7 downto 0) := (others => '0');
24     signal rx_counter : integer := 0;
25     signal rx_valid_reg: std_logic := '0';
26
27 begin
28
29     process(clk)
30 begin
31         if rising_edge(clk) then
32             if rx_valid_reg <= '0' then
33                 case rx_state is
34                     when IDLE =>
35                         if rx_line = '0' then -- detect start bit
36                             rx_state <= START_BIT;
37                             rx_counter <= 0;
38                         end if;
39
40                     when START_BIT =>
41                         rx_counter <= rx_counter + 1;
42                         if rx_counter = SAMPLE_POINT then
43                             rx_counter <= 0;
44                             rx_state <= DATA_BITS;
45                             bit_index <= 0;
46                         end if;
47
48                     when DATA_BITS =>
49                         rx_counter <= rx_counter + 1;
50                         if rx_counter = BIT_PERIOD then
51                             rx_counter <= 0;
52                             rx_shift(bit_index) <= rx_line;
53                             bit_index <= bit_index + 1;
54                             if bit_index = 7 then
55                                 rx_state <= STOP_BIT;
56                             end if;
57                         end if;
58
59                     when STOP_BIT =>
60                         rx_counter <= rx_counter + 1;
61                         if rx_counter = BIT_PERIOD then
62                             rx_counter <= 0;
63                             rx_data <= rx_shift;
64                             rx_valid_reg <= '1';
65                             rx_state <= IDLE;
66                         end if;
67                     end case;
68                 end if;
69             end process;
70
71         rx_valid <= rx_valid_reg;
72
73     end Behavioral;

```

```

UART_TX.vhd
/home/caccolillo/Downloads/TUTORIAL_FSK/FSK_MODEM/VIVADO/MODEM_TB/UART_TX.vhd

Q | H | ← | → | X | D | F | // | M | ? |

1 : library IEEE;
2 : use IEEE.STD_LOGIC_1164.ALL;
3 : use IEEE.NUMERIC_STD.ALL;
4 :
5 : entity uart_tx is
6 :   Port (
7 :     clk      : in std_logic;
8 :     tx_start : in std_logic;
9 :     data_in  : in std_logic_vector(7 downto 0);
10:    tx_line  : out std_logic;
11:    busy     : out std_logic
12:  );
13: end uart_tx;
14:
15: architecture Behavioral of uart_tx is
16:   constant CLK_FREQ : integer := 100_000_000; -- Hz
17:   constant BAUD_RATE : integer := 9600;
18:   constant BIT_PERIOD : integer := CLK_FREQ / BAUD_RATE;
19:
20:   type tx_state_type is (IDLE, START_BIT, DATA_BITS, STOP_BIT);
21:   signal tx_state : tx_state_type := IDLE;
22:   signal tx_counter : integer := 0;
23:   signal bit_index : integer range 0 to 7 := 0;
24:   signal tx_buffer : std_logic_vector(7 downto 0) := (others => '0');
25:   signal tx_reg : std_logic := '1';
26: begin
27:
28:   process(clk)
29:   begin
30:     if rising_edge(clk) then
31:       case tx_state is
32:         when IDLE =>
33:           tx_reg <= '1';
34:           busy <= '0';
35:           if tx_start = '1' then
36:             tx_buffer <= data_in;
37:             tx_state <= START_BIT;
38:             tx_counter <= 0;
39:             busy <= '1';
40:           end if;
41:
42:         when START_BIT =>
43:           tx_reg <= '0'; -- start bit
44:           tx_counter <= tx_counter + 1;
45:           if tx_counter = BIT_PERIOD then
46:             tx_counter <= 0;
47:             tx_state <= DATA_BITS;
48:             bit_index <= 0;
49:           end if;
50:
51:         when DATA_BITS =>
52:           tx_reg <= tx_buffer(bit_index);
53:           tx_counter <= tx_counter + 1;
54:           if tx_counter = BIT_PERIOD then
55:             tx_counter <= 0;
56:             bit_index <= bit_index + 1;
57:             if bit_index = 7 then
58:               tx_state <= STOP_BIT;
59:             end if;
60:           end if;
61:
62:         when STOP_BIT =>
63:           tx_reg <= '1'; -- stop bit
64:           tx_counter <= tx_counter + 1;
65:           if tx_counter = BIT_PERIOD then
66:             tx_counter <= 0;
67:             tx_state <= IDLE;
68:           end if;
69:         end case;
70:       end if;
71:     end process;
72:
73:     tx_line <= tx_reg;
74:
75:   end Behavioral;
76:


```


The testbench simulates a full uart transmission and reception path through an fsk modulation-demodulation chain. Here's the breakdown:

- generates a 100 mhz clock signal,
- instantiates both uart\_tx and uart\_rx modules,
- feeds uart\_tx output into an fsk modem,

- recovers the modulated signal via fsk\_demodulated\_data\_out and feeds it to uart\_rx,
- controls the transmit sequence by asserting tx\_start and incrementing tx\_data,
- resets the system at startup and then enables the fsk modem via start,
- asserts after each reception that tx\_data equals rx\_data plus 1 modulo 256,
- loops through 1024 transmissions, verifying data integrity,
- ends simulation after all transfers.

By running the testbench, we can see that the assertion does not get triggered, and that the received data is the expected one:





## CONCLUSIONS

This tutorial bridges theory and practice in the implementation of an FSK modem using FPGA tools.

By leveraging Simulink for modeling, Vitis HLS for hardware-optimized C/C++ design, and Vivado for FPGA integration, the document walks through a complete development FLOW.

The additional UART integration validates the modem's real-world utility.

With clear modular breakdowns and automation scripts, this project serves as a robust starting point for more complex communication systems on FPGA platforms.