

Opening the GUI

Start Matlab and type "filterDesigner", the filter designer GUI shows up:



Set the desired parameters:





And press "design filter" to get the coefficients.


Once done, in file->generate matlab code, matlab scripts describing the filter can be used:


```
📝 Editor - /home/caccolillo/Downloads/test_filter_colin/design_filter.m
   design_filter.m × +
      function Hd = design filter
1 -
      %DESIGN FILTER Returns a discrete-time filter object.
2
 3
4 -
      % MATLAB Code
      % Generated by MATLAB(R) 9.11 and DSP System Toolbox 9.13.
5
      % Generated on: 08-May-2025 20:23:37
6
      % Equiripple Bandpass filter designed using the FIRPM function.
8
9
      % All frequency values are in Hz.
10
      Fs = 10500; % Sampling Frequency
11
12
      Fstop1 = 100;
                               % First Stopband Frequency
13
14
      Fpass1 = 300;
                               % First Passband Frequency
     Fpass2 = 3400;
                               % Second Passband Frequency
15
     Fstop2 = 3650;
                               % Second Stopband Frequency
16
17
     Dstop1 = 0.31622776602; % First Stopband Attenuation
      Dpass = 0.057501127785; % Passband Ripple
18
      Dstop2 = 0.31622776602; % Second Stopband Attenuation
19
      dens = 16;
                                % Density Factor
20
21
22
      % Calculate the order from the parameters using FIRPMORD.
23
      [N, Fo, Ao, W] = firpmord([Fstopl Fpass1 Fpass2 Fstop2]/(Fs/2), [0 1 ...
                                0], [Dstop1 Dpass Dstop2]);
24
25
      % Calculate the coefficients using the FIRPM function.
26
27
      b = firpm(N, Fo, Ao, W, {dens});
      Hd = dfilt.dffir(b);
28 L
29
30
      % [EOF]
```


Changing filter topology, we can get a lower HW complexity:



















By using an IIR:







Designing a filter

Instructions are available at:

https://uk.mathworks.com/help/hdlfilter/basic-fir-filter.html

Let's go for the following filter then:







then under file -> generate MATLAB code -> filter design function, we can get the following script to replicate the filter:


```
📝 Editor - /home/caccolillo/Downloads/test_filter_colin/design_filter.m
   design_filter.m × +
      function Hd = design filter
      %DESIGN FILTER Returns a discrete-time filter object.
 2
3
      % MATLAB Code
4
      % Generated by MATLAB(R) 9.11 and DSP System Toolbox 9.13.
      % Generated on: 09-May-2025 13:37:41
 6
7
      % Butterworth Bandpass filter designed using FDESIGN.BANDPASS.
8
9
10
      % All frequency values are in Hz.
      Fs = 8000; % Sampling Frequency
11
12
13
      Fstop1 = 150;
                           % First Stopband Frequency
      Fpass1 = 300;
                          % First Passband Frequency
14
                         % Second Passband Frequency
      Fpass2 = 3400;
15
     Fstop2 = 3550;
                          % Second Stopband Frequency
16
      Astop1 = 10;
                           % First Stopband Attenuation (dB)
17
                           % Passband Ripple (dB)
18
     Apass = 1;
     Astop2 = 10;
                          % Second Stopband Attenuation (dB)
19
      match = 'stopband'; % Band to match exactly
20
21
      % Construct an FDESIGN object and call its BUTTER method.
22
      h = fdesign.bandpass(Fstop1, Fpass1, Fpass2, Fstop2, Astop1, Apass, ...
23
                            Astop2, Fs);
24
      Hd = design(h, 'butter', 'MatchExactly', match);
25
26
27
      % [EOF]
28
```

Quantize the filter

Then we quantize the filter with the following settings:










Export to Simulink


The quantized filter is exported in Simulink by going to file -> export to Simulink model:





And pressing on realize model:












the filter can be replicated via a script, generated in the filter designer GUI:



Modifying filter parameters either via the GUI or configuration panels is easy.


Generate VHDL code


Instructions on:

https://uk.mathworks.com/help/hdlfilter/basic-fir-filter.html

Are followed.

Going on targets->generate HDL, the generation process gets configured as follows:







Generate


Close

Help




Then by pressing on generate, we get a model to be used with "Modelsim" cosimulation:






A model containing the cosimulation block only:



HDL code, HDL testbench and simulation scripts are generated in a folder local to the project:



The HDL code is HW agnostic.

A script with the code generation settings gets created:


```
Editor - /home/caccolillo/Downloads/test_filter_colin/hdlsrc/filter_generatehdl.m
    design_filter.m × design_filter_quantized.m × filter_generatehdl.m ×
           TestBenchStimulus: impulse step ramp chirp noise
12
       % GenerateCoSimBlock: on
13
       % GenerateCoSimModel: ModelSim
14
       % GenerateHDLTestbench: on
15
16
       % Filter Settings:
       % Discrete-Time IIR Filter (real)
17
18
       % Filter Structure : Direct-Form II, Second-Order Sections
19
       % Number of Sections : 6
       % Stable : Yes
       % Linear Phase : No
% Arithmetic : fixed
% Numerator : s12,10 -> [-2 2)
% Denominator : s12,10 -> [-2 1)
% Scale Values : s12,11 -> [-1 1)
% Input : s12.0 -> [-2048
23
24
25
26
27
       % Input
                                 : s12,0 -> [-2048 2048)
       % Section Input : s12,7 -> [-16 16)
% Section Output : s12,8 -> [-8 8)
28
29
30
                                 : s12,8 -> [-8 8)
       % State
                                 : s12,12 -> [-5.000000e-01 5.000000e-01)
31
       % Numerator Prod : s24,22 -> [-2 2)
32
       % Denominator Prod : s24,22 -> [-2 2)
% Numerator Accum : s40,22 -> [-1310
33
34
                                 : s40,22 -> [-131072 131072)
       % Denominator Accum : s40,22 -> [-131072 131072)
35
       % Round Mode : convergent
% Overflow Mode : saturate
36
37
       % Cast Before Sum : true
38
39
40
41
42
       % Generating HDL code
       generatehdl(filtobj, 'TargetLanguage', 'VHDL',...
43
44
                        'ResetType', 'Synchronous',...
                        'OptimizeForHDL', 'on',...
45
46
                        'AddPipelineRegisters', 'on',...
47
                        'TestBenchStimulus', {'impulse', 'step', 'ramp', 'chirp', 'noise'},...
                       'GenerateCoSimBlock', 'on',...
48
49
                       'GenerateCoSimModel', 'ModelSim',...
                        'GenerateHDLTestbench', 'on');
51
52
       % [EOF]
Command Window
```

HW complexity of the generated HDL code can be reduced by using the "architecture" flag in the configuration settings: we can opt for fully parallel, fully serial or partially serial architectures, trading off speed versus HW complexity.

Creating a Vivado project


A vivado design is created to evaluate the generate code and to run the testbench.

The target device is a zynq 7020:




The fully parallel architecture is using 10% of the DSP slices. By going partially or fully serial, this number can be lowered.

By running the testbench:




It is self checking and passes:



HDL coder flow

The model exported to Simulink seen earlier:



Can also be used with HDL coder:

