



Opening the GUI

Start Matlab and type “filterDesigner”, the filter designer GUI shows up:



Set the desired parameters:



And press “design filter” to get the coefficients.

Once done, in file->generate matlab code, matlab scripts describing the filter can be used:

```
Editor - /home/caccolillo/Downloads/test_filter_colin/design_filter.m
design_filter.m  x  +
1  function Hd = design_filter
2      %DESIGN_FILTER Returns a discrete-time filter object.
3
4  % MATLAB Code
5      % Generated by MATLAB(R) 9.11 and DSP System Toolbox 9.13.
6      % Generated on: 08-May-2025 20:23:37
7
8      % Equiripple Bandpass filter designed using the FIRPM function.
9
10     % All frequency values are in Hz.
11     Fs = 10500; % Sampling Frequency
12
13     Fstop1 = 100; % First Stopband Frequency
14     Fpass1 = 300; % First Passband Frequency
15     Fpass2 = 3400; % Second Passband Frequency
16     Fstop2 = 3650; % Second Stopband Frequency
17     Dstop1 = 0.31622776602; % First Stopband Attenuation
18     Dpass = 0.057501127785; % Passband Ripple
19     Dstop2 = 0.31622776602; % Second Stopband Attenuation
20     dens = 16; % Density Factor
21
22     % Calculate the order from the parameters using FIRPMORD.
23     [N, Fo, Ao, W] = firpmord([Fstop1 Fpass1 Fpass2 Fstop2]/(Fs/2), [0 1 ...
24                             0], [Dstop1 Dpass Dstop2]);
25
26     % Calculate the coefficients using the FIRPM function.
27     b = firpm(N, Fo, Ao, W, {dens});
28     Hd = dfilt.dffir(b);
29
30     % [EOF]
31
```

Changing filter topology, we can get a lower HW complexity:

Filter Designer - [untitled.fda *]

File Edit Analysis Targets View Window Help

Current Filter Information

Structure: Direct-Form FIR
Order: 10
Stable: Yes
Source: Designed

Store Filter ...
Filter Manager ...

Filter Information

```

Discrete-Time FIR Filter (cont.)
Filter Structure : Direct-Form FIR
Filter Length : 11
Stable : Yes
Linear Phase : Yes (Type 1)
Implementation Cost : 11
Number of Multipliers : 10
Number of Adders : 10
Number of Stages : 10
Multiplications per Input Sample : 11
Additions per Input Sample : 10

```

Response Type

☐ Lowpass
☐ Highpass
☒ Bandpass
☐ Bandstop
☐ Differentiator

Design Method

☐ IIR Butterworth
☒ FIR Least-squares

Filter Order

☒ Specify order: 10
☐ Minimum order

Options

There are no optional parameters for this design method.

Frequency Specifications

Units: Hz

Fs: 10500
Fstop1: 100
Fpass1: 300
Fpass2: 3400
Fstop2: 3650


Magnitude Specifications

Enter a weight value for each band below.

Wstop1: 1
Wpass: 1
Wstop2: 1

Design Filter

Designing Filter ... Done



Designing Filter ... Done

Filter Designer - [untitled.fda *]

File Edit Analysis Targets View Window Help

Current Filter Information

Structure: Direct-Form FIR
Order: 10
Stable: Yes
Source: Designed

Store Filter ...
Filter Manager ...

Filter Information

Discrete-Time FIR Filter (real)

Filter Structure : Direct-Form FIR
Filter Length : 11
Stable : Yes
Linear Phase : No
Implementation Cost
Number of Multipliers : 11
Number of Adders : 10
Number of States : 10
Multiplications per Input Sample : 11
Additions per Input Sample : 10

Response Type

Lowpass
Highpass
Bandpass
Bandstop
Differentiator
Design Method
Butterworth
Bessel
Least Pth-norm

Filter Order

Specify order: 10
Minimum order
Options
Density Factor: 20
Pth Norm: 128
Minimum Phase
More options ...

Frequency Specifications

Units: Hz
Fs: 10500
Fstop1: 100
Fpass1: 300
Fpass2: 3400
Fstop2: 3650


Magnitude Specifications



Enter a weight value for each band below.


Wstop1: 1
Wpass: 1
Wstop2: 1

Design Filter


Designing Filter ... Done








By using an IIR:






Designing a filter

Instructions are available at:

<https://uk.mathworks.com/help/hdlfilter/basic-fir-filter.html>

Let's go for the following filter then:



Filter Designer - [untitled.fda *]

File Edit Analysis Targets View Window Help

Current Filter Information

Structure: Direct-Form II,
Second-Order Sections

Order: 12

Sections: 6

Stable: Yes

Source: Designed

Store Filter ...

Filter Manager ...

Filter Information

Second Passband Edge	: 0.85
Second 3-dB Point	: 0.86639
Second 6-dB Point	: 0.87734
Second Stopband Edge	: 0.8875
First Stopband Atten.	: 30.8847 dB
Passband Ripple	: 0.86693 dB
Second Stopband Atten.	: 10 dB
First Transition Width	: 0.0375
Second Transition Width	: 0.0375

Implementation Cost

Number of Multipliers	: 18
Number of Adders	: 18
Number of States	: 12
Multiplications per Input Sample	: 18
Additions per Input Sample	: 18

Response Type

☐ Lowpass

☐ Highpass

☒ Bandpass

☐ Bandstop

☐ Differentiator

Design Method

☒ IIR Butterworth

☐ FIR Equiripple

Filter Order

☐ Specify order: 10

☒ Minimum order

Options

Match exactly: stopband

Frequency Specifications

Units: Hz

Fs: 8000

Fstop1: 150

Fpass1: 300

Fpass2: 3400

Fstop2: 3550

Magnitude Specifications

Units: dB

Astop1: 10

Apass: 1

Astop2: 10

Design Filter



Designing Filter ... Done


then under file -> generate MATLAB code -> filter design function, we can get the following script to replicate the filter:

```
Editor - /home/caccolillo/Downloads/test_filter_colin/design_filter.m
design_filter.m  x  +
1  function Hd = design_filter
2      %DESIGN_FILTER Returns a discrete-time filter object.
3
4      % MATLAB Code
5      % Generated by MATLAB(R) 9.11 and DSP System Toolbox 9.13.
6      % Generated on: 09-May-2025 13:37:41
7
8      % Butterworth Bandpass filter designed using FDESIGN.BANDPASS.
9
10     % All frequency values are in Hz.
11     Fs = 8000; % Sampling Frequency
12
13     Fstop1 = 150; % First Stopband Frequency
14     Fpass1 = 300; % First Passband Frequency
15     Fpass2 = 3400; % Second Passband Frequency
16     Fstop2 = 3550; % Second Stopband Frequency
17     Astop1 = 10; % First Stopband Attenuation (dB)
18     Apass = 1; % Passband Ripple (dB)
19     Astop2 = 10; % Second Stopband Attenuation (dB)
20     match = 'stopband'; % Band to match exactly
21
22     % Construct an FDESIGN object and call its BUTTER method.
23     h = fdesign.bandpass(Fstop1, Fpass1, Fpass2, Fstop2, Astop1, Apass, ...
24         Astop2, Fs);
25     Hd = design(h, 'butter', 'MatchExactly', match);
26
27     % [EOF]
28
```

Quantize the filter


Then we quantize the filter with the following settings:






Export to Simulink

The quantized filter is exported in Simulink by going to file -> export to Simulink model:



And pressing on realize model:



Block Parameters: Input Quantizer

Data Type Conversion

Convert the input to the data type and scaling of the output.

The conversion has two possible goals. One goal is to have the Real World Values of the input and the output be equal. The other goal is to have the Stored Integer Values of the input and the output be equal. Overflows and quantization errors can prevent the goal from being fully achieved.

Parameters

Output minimum:

Output maximum:

Output data type:

fixdt(1,12,0)

>>

☐ Lock output data type setting against changes by the fixed-point tools

Input and output to have equal:

Real World Value (RWV)

Integer rounding mode:

Round

☒ Saturate on integer overflow

?

OK

Cancel

Help

Apply

Block Parameters: Filter

Biquad Filter (mask) (link)

Implement a general IIR filter using biquad structures. Biquad implementations of general IIR filters are often preferred due to their desirable numeric properties.

Coefficient source:

Dialog parameters

Main

Data Types

Parameters

Filter structure:

Direct form II

SOS Matrix (Mx6):

[3621;1 0 -1 1 -1.70469105875488869 0.744422984879922978;1 0 -1 1 1.41335332460150043 0.553995092737038175;1 0 -1 1 -1.61545832429382541 0.654784747265885092;1 0 -1 1 1.28646306613610628 0.420394826751919415]

Scale values:

[0.885889217627322534;0.885889217627322534;0.799139044168098667;0.799139044168098667;0.759352137722818288;0.759352137722818288;1]

Initial conditions:

0

Action when the a0 values of the SOS matrix are not one:

Warning

☒ Optimize unity scale values

Input processing:

Columns as channels (frame based)

View Filter Response

?

OK

Cancel

Help

Apply

Block Parameters: filter

Implement a general IIR filter using biquad structures. Biquad implementations of general IIR filters are often preferred due to their desirable numeric properties.

Coefficient source: Dialog parameters

Main | Data Types

Fixed-point operational parameters

Rounding mode: Convergent ☒ Saturate on integer overflow

Floating-point inheritance takes precedence over the data type settings in this section. When the block input is floating point, all block data types match the input. When the block input is fixed point, all internal data types are signed fixed point.

Section I/O:

Data Type	Word length	Fraction length
Section input: Binary point scaling	12	7
Section output: Binary point scaling	12	8

Coefficients:

Data Type	Word length	Fraction length
Binary point scaling	12	Numerator: 10
		Denominator: 10
		Scale values: 11

Product output:

Data Type	Word length	Fraction length
Binary point scaling	24	Numerator: 22

Accumulator:

Data Type	Word length	Fraction length
Binary point scaling	40	Numerator: 22

OK Cancel Help Apply

the filter can be replicated via a script, generated in the filter designer GUI:

```

Editor - /home/caccolilla/Downloads/test_filter_colin/design_filter_quantized.m
1 function Hd = untitled
2 %UNTITLED Returns a discrete-time filter object.
3
4 % MATLAB Code
5 % Generated by MATLAB (R) 9.11 and DSP System Toolbox 9.13.
6 % Generated on: 09-May-2025 13:55:47
7
8 % Butterworth Bandpass filter designed using FDESIGN.BANDPASS.
9
10 % All frequency values are in Hz.
11 Fs = 8000; % Sampling Frequency
12
13 Fstop1 = 150; % First Stopband Frequency
14 Fpass1 = 300; % First Passband Frequency
15 Fpass2 = 3400; % Second Passband Frequency
16 Fstop2 = 3550; % Second Stopband Frequency
17 Astop1 = 10; % First Stopband Attenuation (dB)
18 Apass = 1; % Passband Ripple (dB)
19 Astop2 = 10; % Second Stopband Attenuation (dB)
20 match = 'stopband'; % Band to match exactly
21
22 % Construct an FDESIGN object and call its BUTTER method.
23 h = fdesign.bandpass(Fstop1, Fpass1, Fpass2, Fstop2, Astop1, Apass, ...
24     Astop2, Fs);
25 Hd = design('butter', 'MatchExactly', match);
26 % Set the arithmetic property.
27 set(Hd, 'Arithmetic', 'fixed', ...
28     'CoeffWordLength', 12, ...
29     'CoeffAutoScale', true, ...
30     'ProductMode', 'KeepDSB', ...
31     'ProductWordLength', 24, ...
32     'AccumMode', 'KeepDSB', ...
33     'AccumWordLength', 40, ...
34     'StateWordLength', 12, ...
35     'StateFracLength', 12, ...
36     'SectionInputWordLength', 12, ...
37     'SectionInputAutoScale', true, ...
38     'SectionOutputWordLength', 12, ...
39     'SectionOutputAutoScale', true, ...
40     'InputWordLength', 12, ...
41     'InputFracLength', 0, ...
42     'OutputWordLength', 12, ...
43     'OutputMode', 'AvoidOverflow', ...
44     'Signed', true, ...
45     'RoundMode', 'convergent', ...
46     'OverflowMode', 'Saturate', ...
47     'CastBeforeSum', true);
48

```

Modifying filter parameters either via the GUI or configuration panels is easy.

Generate VHDL code

Instructions on:

<https://uk.mathworks.com/help/hdlfilter/basic-fir-filter.html>

Are followed.

Going on targets->generate HDL, the generation process gets configured as follows:

Generate HDL (Direct-Form II, Second-Order Sections, order = 12)

Set Basic Options

Language

VHDL

Name:

filter

Folder

hdlsrc

Browse...

☒ Generate MATLAB code

Filter Architecture

Global Settings

Test Bench

EDA Tool Scripts

Architecture:

Fully parallel

Coefficient source:

Internal

Coefficient multipliers:

Multiplier

Multiplier input pipeline:

0

Multiplier output pipeline:

0

☒ Add pipeline registers

FIR adder style:

Linear

☒ Optimize for HDL

?

Generate

Close

Help

Generate HDL (Direct-Form II, Second-Order Sections, order = 12)

Set Basic Options

Language:

Name:

Folder: ☒ Generate MATLAB code

Filter Architecture | Global Settings | Test Bench | EDA Tool Scripts

Reset type: Reset asserted level:

Clock input port: Clock enable input port:

Reset input port: Clock inputs:

Remove reset from:

Additional settings

General | Ports | Advanced

☐ Represent constant values by aggregates

☐ Use "rising_edge/falling_edge" style for registers

☐ Unroll for Generate Loops in VHDL code

☐ Cast before sum

☒ Use Verilog `timescale directives

☒ Inline VHDL configuration

☒ Concatenate type safe zeros

☒ Emit time/date stamp in header

Generate HDL (Direct-Form II, Second-Order Sections, order = 12)

Set Basic Options

Language:

Name:

Folder: ☒ Generate MATLAB code

Filter Architecture | Global Settings | Test Bench | EDA Tool Scripts

Test Bench Generation Output

☒ HDL test bench

Test bench language: File name:

☒ Cosimulation blocks

☒ Cosimulation model:

Stimuli | Configuration

☒ Impulse response

☒ Step response


☒ Ramp response

☒ Chirp response


☒ White noise response

☐ User defined response



User stimulus:



A model containing the cosimulation block only:



HDL code, HDL testbench and simulation scripts are generated in a folder local to the project:



The HDL code is HW agnostic.

A script with the code generation settings gets created:

```

Editor - /home/caccolillo/Downloads/test_filter_colin/hdlsrc/filter_generatehdl.m
design_filter.m  design_filter_quantized.m  filter_generatehdl.m  +
11  % TestBenchStimulus: impulse step ramp chirp noise
12  % GenerateCoSimBlock: on
13  % GenerateCoSimModel: ModelSim
14  % GenerateHDLTestbench: on
15  %
16  % Filter Settings:
17  % Discrete-Time IIR Filter (real)
18  % -----
19  % Filter Structure      : Direct-Form II, Second-Order Sections
20  % Number of Sections   : 6
21  % Stable                : Yes
22  % Linear Phase         : No
23  % Arithmetic           : fixed
24  % Numerator             : s12,10 -> [-2 2)
25  % Denominator          : s12,10 -> [-2 2)
26  % Scale Values         : s12,11 -> [-1 1)
27  % Input                : s12,0 -> [-2048 2048)
28  % Section Input        : s12,7 -> [-16 16)
29  % Section Output       : s12,8 -> [-8 8)
30  % Output               : s12,8 -> [-8 8)
31  % State                : s12,12 -> [-5.0000000e-01 5.0000000e-01)
32  % Numerator Prod       : s24,22 -> [-2 2)
33  % Denominator Prod     : s24,22 -> [-2 2)
34  % Numerator Accum      : s40,22 -> [-131072 131072)
35  % Denominator Accum    : s40,22 -> [-131072 131072)
36  % Round Mode           : convergent
37  % Overflow Mode        : saturate
38  % Cast Before Sum      : true
39  %
40  % -----
41  %
42  % Generating HDL code
43  generatehdl(filtobj, 'TargetLanguage', 'VHDL',...
44  'ResetType', 'Synchronous',...
45  'OptimizeForHDL', 'on',...
46  'AddPipelineRegisters', 'on',...
47  'TestBenchStimulus', {'impulse', 'step', 'ramp', 'chirp', 'noise'},...
48  'GenerateCoSimBlock', 'on',...
49  'GenerateCoSimModel', 'ModelSim',...
50  'GenerateHDLTestbench', 'on');
51
52  % [EOF]
53

```


Command Window

HW complexity of the generated HDL code can be reduced by using the “architecture” flag in the configuration settings: we can opt for fully parallel, fully serial or partially serial architectures, trading off speed versus HW complexity.

Creating a Vivado project

A vivado design is created to evaluate the generate code and to run the testbench.

The target device is a zynq 7020:




The fully parallel architecture is using 10% of the DSP slices. By going partially or fully serial, this number can be lowered.

By running the testbench:




It is self checking and passes:





HDL coder flow

The model exported to Simulink seen earlier:



Can also be used with HDL coder:



Activities MATLAB R2021b 11 May 09:47 quantized_bp/Filter - Simulink

Workflow Advisor HDL Block Advisor HDL Code Settings Code for Filter Generate HDL Code View Code Open Report Generate TestBench VSPRY SHARE

quantized_bp/Filter

Diagnostic Viewer

'Input_Par1_1' of 'quantized_bp/Filter' is not connected.
Component: Simulink | Category: Block warning
'Output_Par1_1' of 'quantized_bp/Filter' is not connected.
Component: Simulink | Category: Block warning

Ready

HDL Code

```

1  Filter.vhd
2  --
3  -- Output Signal: Clock Enable Sample Time
4  -- Out_rsvd: 0x00000000 0.0
5  --
6  --
7  --
8  --
9  -- Module: Filter
10 -- Source Path: quantized_bp/Filter
11 -- Hierarchy Level: 0
12 --
13 --
14 --
15 --
16 --
17 LIBRARY IEEE;
18 USE IEEE.std_logic_1164.ALL;
19 USE IEEE.numeric_std.ALL;
20
21 ENTITY Filter IS
22     PORT (
23         clk          : IN  std_logic;
24         reset         : IN  std_logic;
25         clk_enable    : IN  std_logic;
26         in_rsvd       : IN  std_logic_vector(11 DOWNTO 0) -- sfix12
27         ce_out        : OUT std_logic;
28         out_rsvd      : OUT std_logic_vector(11 DOWNTO 0) -- sfix12_end
29     );
30 END Filter;
31
32 ARCHITECTURE rtl OF Filter IS
33     -- Component Declarations
34     COMPONENT filter_block
35     PORT (
36         clk          : IN  std_logic;
37         reset         : IN  std_logic;
38         emp_const_rate : IN  std_logic;
39         filter_in     : IN  std_logic_vector(11 DOWNTO 0) -- sfix12
40         filter_out    : OUT std_logic_vector(11 DOWNTO 0) -- sfix12_end
41     );
42 END COMPONENT;
43
44 -- Component Configuration Statements
45 hdlsrc/quantized_bp/Filter.vhd/Filter.vhd

```

View 2 warnings 100% auto(VariableStepDiscrete)

Activities MATLAB R2021b 11 May 09:48 quantized_bp/Filter - Simulink

Workflow Advisor HDL Block Advisor HDL Code Settings Code for Filter Generate HDL Code View Code Open Report Generate TestBench VSPRY SHARE

quantized_bp/Filter

Diagnostic Viewer

'Input_Par1_1' of 'quantized_bp/Filter' is not connected.
Component: Simulink | Category: Block warning
'Output_Par1_1' of 'quantized_bp/Filter' is not connected.
Component: Simulink | Category: Block warning

Ready

HDL Code

```

1  filter_block.vhd
2  --
3  -- File Name: hdlsrc/quantized_bp/Filter_block.vhd
4  -- Created: 2023-05-11 09:48:58
5  --
6  -- Generated by MATLAB 9.11 and HDL Coder 3.19
7  --
8  --
9  --
10 --
11 --
12 --
13 -- Module: filter_block
14 -- Source Path: quantized_bp/Filter/Filter
15 -- Hierarchy Level: 1
16 --
17 --
18 --
19 --
20 --
21 LIBRARY IEEE;
22 USE IEEE.std_logic_1164.ALL;
23 USE IEEE.numeric_std.ALL;
24 USE work.Filter_pkg.ALL;
25
26 ENTITY filter_block IS
27     PORT (
28         clk          : IN  std_logic;
29         reset         : IN  std_logic;
30         emp_const_rate : IN  std_logic;
31         filter_in     : IN  std_logic_vector(11 DOWNTO 0) -- sfix12
32         filter_out    : OUT std_logic_vector(11 DOWNTO 0) -- sfix12_end
33     );
34 END filter_block;
35
36 ARCHITECTURE rtl OF filter_block IS
37     -- Signals
38     SIGNAL filter_in_signed : signed(11 DOWNTO 0) -- sfix12
39     SIGNAL scaleconst1      : signed(11 DOWNTO 0) -- sfix12 End1
40     SIGNAL multiplier_mul_temp : signed(23 DOWNTO 0) -- sfix24 End1
41     SIGNAL scale1           : signed(31 DOWNTO 0) -- sfix32 End19
42     SIGNAL scaletypesconvert1 : signed(11 DOWNTO 0) -- sfix12 End7
43     SIGNAL inputconv1       : signed(19 DOWNTO 0) -- sfix18 End22
44     SIGNAL coeff_a2_section1 : signed(11 DOWNTO 0) -- sfix12 End10
45     SIGNAL coeff_a3_section1 : signed(11 DOWNTO 0) -- sfix12 End10
46     SIGNAL delay_section1    : vector of signed(12:0 TO 1); -- sfix12 End121

```

View 2 warnings 100% auto(VariableStepDiscrete)