

CSE100 Lab 3 – Screensaver

Contents

1	Submission	1
2	Goals	1
3	Prelab (ungraded)	2
3.1	VGA controller	2
3.2	images module	2
4	Lab	3

Copyright © 2024 Ethan Sifferman.

All rights reserved. Distribution Prohibited.

1 Submission

- Due: Thursday 7/18/2024 at the end of your lab section.
- Submit your Prelab answers to Gradescope.
- Submit your code to the Gradescope autograder. (You have unlimited submission attempts).
- Demonstrate your implementation to a TA.

2 Goals

You will implement a VGA interface with a counter built from adders and flip-flops. Then, you should display the contents of a ROM over VGA.

Once you finish your implementation, you will program it to a Basys 3 FPGA Board.

3 Prelab (ungraded)

3.1 VGA controller

Read the section on the VGA Port in the BASYS3 Board Reference Manual. But do not use the circuit design shown there: it is asynchronous.

To control the monitor you must generate two control signals, **Hsync** and **Vsync**, as well as the 12 RGB data signals (**vgaRed[3:0]**, **vgaBlue[3:0]**, **vgaGreen[3:0]**) for each of the screen's 640×480 pixels. The value of these 12 signals are sent one at a time for each pixel, row by row from left to right and top to bottom using one cycle of the 25.175MHz clock (provided to you) for each pixel. There is also some time between rows and between frames (after all 480 rows) which allows the cathode ray to be re-positioned for the next row or frame. The **Hsync** and **Vsync** signals are used by the monitor to "synchronize" the start of each row and frame; they are low at fixed times between rows and frames. (Yes the monitors we will use are LCD displays, not cathode ray tubes. But the protocol used to communicate with these monitors is a standard that lives on.)

One way to think of this is to imagine that you have an 800×525 grid of pixels as shown below (instead of the 640×480 pixels which correspond to the area you see on the monitor). This grid is traversed starting at the top left, location row 0, column 0. Each row is traversed from left to right followed by the row immediately below it and so on. The region of dimension 640×480 at the top left is the Active Region: the pixels in this region corresponds to pixels on the screen. The pixels outside this region correspond to time where the cathode ray would be off the screen. So the L-shaped region outside the active region is not part of the screen but represents the time needed between rows and frames in terms of pixels. The value of the RGB data signals determine the color displayed for pixels in the Active Region, with one cycle of the 25.175MHz clock corresponding to a pixel. For a pixel outside the Active Region the 12 RGB data signals should be low. The horizontal synchronization signal (**Hsync**) should be low exactly for the 96 pixels in each row starting with the 656th pixel and high for the rest. The vertical synchronization signal (**Vsync**) should be low exactly for all of the pixels in the 490th and 491st rows and high for all pixels in all other rows. So **Hsync** and **Vsync** are low in only the regions shaded pink and blue below, respectively.

The frame is continuously transmitted to the monitor to refresh the image. Transmitting one frame takes $800 \times 525 \times 40\text{ns} = 16,800,000\text{ns} = 16.8\text{ms}$, so the monitor is being refreshed roughly 60 times per second: at 60Hz.

3.2 images module

You are provided the **images** module in `"rtl/images.sv"`. You do not need to modify it, (although you may change which images are stored for fun).

`"scripts/generate_image_rom.py"` is automatically run to generate the **.memh** files for the 4 different image ROMs. Each pixel is 12 bits, 4 bits for red, green, and blue respectively.

images will take in an a ROM address, and will produce the corresponding pixel value 1 cycle later. Each row of pixels are stored sequentially after each other. For example, the pixel value at $x=5$, $y=2$ would be found at $\text{address}=325$.

All 4 ROMs are read every cycle; it is up to the user to choose which ROM output should be used.




Figure 1: VGA Timing

4 Lab

You need to complete and submit the following files:

- "rtl/screensaver.sv"
 - "rtl/vga_timer.sv"
 - "synth/basys3/Basys3_Master.xdc"
1. Finish the `vga_timer` module inside the file "rtl/vga_timer.sv". It should implement the VESA standard for "640 × 480 @ 60 Hz" according to the pre-lab. There should be a port denoting the "hsync" and "vsync" pulses, a port denoting whether the signal is in the visible region, and a port showing the coordinate of what pixel should be currently drawn. You may add or remove ports as you see fit. You should regularly simulate your design and look at the generated waveforms as specified in the README. You may temporarily comment out the `first_row_pixels_check` block in "dv/tb.sv" so that only your Hsync and Vsync pulses are tested.
 2. Finish the `screensaver` module inside the file "rtl/screensaver.sv". It should instantiate `vga_timer`, and display the correct pixel values from the `images` module.

You should create a register to store which image should currently be displayed.

Button(s) Pressed	Image to Display
<code>select_image==4'b0001</code>	IMAGE0
<code>select_image==4'b0010</code>	IMAGE1
<code>select_image==4'b0100</code>	IMAGE2
<code>select_image==4'b1000</code>	IMAGE3
<code>else</code>	keep previous image

Note that the `images` module stores 160×120 images, though your VGA timer expects 640×480 images. You will need to stretch the image to fill the entire VGA monitor. You can do this by truncating off the bottom 2 bits of the VGA x and y positions before calculating the ROM address.

Finally, recall that the `images` module will convert an address to a pixel value after a 1-cycle delay. Ensure that your sync pulses properly match that 1-cycle delay. You may need to add a flip-flop to `Hsync` and `Vsync` so they are synchronized with your pixel values.

You should regularly simulate your design. Be sure to uncomment the `first_row_pixels_check` block in `"dv/tb.sv"`. Note that passing the simulation will not guarantee that your implementation is correct.

3. The Basys3 constraints file `"synth/basys3/Basys3_Master.xdc"` was downloaded from Digilent's GitHub: https://github.com/Digilent/Basys3/blob/master/Resources/XDC/Basys3_Master.xdc. Complete it to match your `basys3` module. Refer to previous labs and the Basys3 Reference Manual if you have questions: <https://reference.digilentinc.com/reference/programmable-logic/basys-3/reference-manual>.
4. Simulate your design using commands specified in the `"README.md"`. Submit to the autograder until you get 100%. Note that passing the autograder will not guarantee that your implementation is correct.
5. Synthesize your design and program it to the Basys3 using commands specified in the `"README.md"`. Your design may not work the first time. Review the waveforms for any issues that the autograder did not catch.
6. Get checked off by a TA.