# Matrix Multiplication Unit

DEVELOPED BY CADEN SANDERS

### Project Overview

- ▶ 4 x 4 Matrix Math
- Matrix Addition
- ▶ Matrix Subtraction
- Scalar Multiplication
- Matrix Multiplication
- ▶ Matrix Transposition
- ► RAM

### Project Goals

- Create a Verilog ecosystem of modules
- Model basic computer architecture

## Assumptions

### Memory

- Modeled after Random Access Memory (RAM)
- Memory will be <u>volatile SRAM</u>. Data will be stored only while the device has power. Memory will be latched into place and will not need to be "refreshed" to keep an electric charge.
- reg signed [31:0] Memory [3:0] [255:0]
- ▶ Each element in the memory is a 32-bit integer

### CPU

- ► The CPU is not independent and will be considered the top-level module.
- Control signals are sent from a test bench with "initial" procedural blocks for testing and control.
- Could be connected to an external system that has a functional operating system.

#### Adder.v

input wire Clock input wire [2:0] Operation input wire ClearAll input wire signed [31:0] ColumnA1 input wire signed [31:0] ColumnA2 input wire signed [31:0] ColumnA3 input wire signed [31:0] ColumnA4 input wire signed [31:0] ColumnB1 input wire signed [31:0] ColumnB2

output reg Error

output reg Done

output reg signed [31:0] NewColumn1

input wire signed [31:0] ColumnB3

input wire signed [31:0] ColumnB4

output reg signed [31:0] NewColumn2

output reg signed [31:0] NewColumn3

output reg signed [31:0] NewColumn4

#### RAM.v

input wire Clock

input wire Enable

input wire ReadWrite

input wire [9:0] AddressSelect

input wire signed [31:0] InColumn1

input wire signed [31:0] InColumn2

input wire signed [31:0] InColumn3

input wire signed [31:0] InColumn4

output reg Done

output reg signed [31:0] OutColumn1

output reg signed [31:0] OutColumn2

output reg signed [31:0] OutColumn3

output reg signed [31:0] OutColumn4

reg signed [31:0] Memory [3:0] [255:0]

#### Scalar Multiplicator.v

input wire Clock

input wire ClearAll

input wire Enable

input wire [2:0] Operation

input wire signed [31:0] ColumnA1

input wire signed [31:0] ColumnA2

input wire signed [31:0] ColumnA3

input wire signed [31:0] ColumnA4

input wire signed [31:0] ColumnB1

input wire signed [31:0] ColumnB2

input wire signed [31:0] ColumnB3

input wire signed [31:0] ColumnB4

output reg Error

output reg Done

output reg signed [31:0] NewColumn1

output reg signed [31:0] NewColumn2

output reg signed [31:0] NewColumn3

output reg signed [31:0] NewColumn4

#### CPU.v [TOP LEVEL]

input wire [9:0] Address1

input wire [9:0] Address2

input wire [2:0] OperationIn

input wire Clock

input wire Reset

input wire CPUEnable

input wire ClearAllIn

input wire [31:0] C\*\_\*

output reg [31:0] MemoryCounter output reg [31:0] MatrixACounter

output reg [31:0] MatrixBCounter

output reg ClearAll

output reg [31:0] AddressSelect

output reg ReadWrite

output reg Enable

output reg Done

output reg [2:0] State

output reg signed [31:0] A\*\_\*

output reg signed [31:0] C\* \*

output reg signed [31:0] DataOut1

output reg signed [31:0] DataOut2

output reg signed [31:0] DataOut3

output reg signed [31:0] DataOut4

output reg signed [31:0] DataOut5 output reg signed [31:0] DataOut6

output reg signed [31:0] DataOut7

output reg signed [31:0] DataOut8

output reg signed [31:0] DataInSelector1-4

reg signed [31:0] MatrixA [3:0] [3:0]

reg signed [31:0] MatrixB [3:0] [3:0]

reg [2:0] Operation

wire Error

wire Done

wire signed [31:0] DataIn1

wire signed [31:0] DataIn2

wire signed [31:0] DataIn3

wire signed [31:0] DataIn4

#### Subtractor.v

input wire Clock

input wire ClearAll

input wire [2:0] Operation

input wire signed [31:0] ColumnA1

input wire signed [31:0] ColumnA2

input wire signed [31:0] ColumnA3

input wire signed [31:0] ColumnA4

input wire signed [31:0] ColumnB1

input wire signed [31:0] ColumnB2

input wire signed [31:0] ColumnB3 input wire signed [31:0] ColumnB4

output reg Error output reg Done

output reg signed [31:0] NewColumn1

output reg signed [31:0] NewColumn2

output reg signed [31:0] NewColumn3

output reg signed [31:0] NewColumn4

Matrix\_Multiplicator.v

input wire signed [31:0] ColumnA1

input wire signed [31:0] ColumnA2

input wire signed [31:0] ColumnA3

input wire signed [31:0] ColumnA4

input wire signed [31:0] RowB1

input wire signed [31:0] RowB2

input wire signed [31:0] RowB3

input wire signed [31:0] RowB4

output reg signed [31:0] Result

input wire Clock

input wire ClearAll

input wire Enable

output reg Error

output reg Done

input wire [2:0] Operation

#### Transposition.v input wire Clock

input wire Enable

input wire [2:0] Operation

input wire signed [31:0] Column1

input wire signed [31:0] Column2

input wire signed [31:0] Column3

input wire signed [31:0] Column4

output reg Error

output rea Done


output reg signed [31:0] NewRow1

output reg signed [31:0] NewRow2


output reg signed [31:0] NewRow3

output reg signed [31:0] NewRow4


#### input wire ClearAll




### Development Environment




### Addition




### CPU Memory Addressing




### ALU Enables and Done Responses




### Loading CPU Registers from Memory




### Matrix Multiplication




### Scalar Multiplication



### Subtraction



### Transposition



## Questions?