


Legal Disclaimer

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. The material contained herein is provided on an "AS IS" basis and to the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

All materials contained herein are protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance and cannot be used without its express prior written permission.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.




What is MIPI LLI?

LLI = Low Latency Interface

- Enables companion chip use models
- Fast enough for cache refills & DRAM sharing
- No software drivers or stack
- Minimal Pins
- Uses low power MIPI M-PHY

MIPI LLI enables Shared Memory and Companion Chip use cases




Removing an LPDDR2 saves \$1-2

MIPI LLI is less expensive than PoP

Low Latency Interface

Removing modem baseband's dedicated memory:

- Saves \$1-2 in BoM cost
- Eliminates DRAM area from PCB floorplan
- Maintains vertical height clearance



Modem BB + DRAM PoP

Using a modem baseband + RAM in a PoP:


- Maintains \$1-2 RAM BoM cost
- Adds \$0.50 to \$1+ for PoP packaging cost
- Increases chip vertical height



How Did We Get Here?


- LLI Investigation group formed in Dec 2009
- LLI confirmed as Working Group in March 18, 2010
- MIPI LLI 0.8 spec published Dec 16, 2010, voted August 2011
- MIPI LLI 1.0 spec approval target Q1 2012
- LLI WG Member Companies:
 - Analog Devices, ARM, Arteris, Broadcom, Cadence, Infineon, MCCI, Micron, Motorola, Nokia, Qualcomm, RIM, Samsung, SMSC, STMicroelectronics, ST-Ericsson, Texas Instruments

LLI is a Layered Model




- LLI Digital Controller
- MIPI M-PHY


LLI is Implemented in 2 Parts



Interconnect Adaptation Layer

- IAL is example implementation from Arteris
- Connects to SoC interconnect
 - Typically AXI, OCP for Low Latency (LL) and Best Effort (BE) Traffic Classes
 - APB or OCP for config
- Supports any data width
 - Typically 32 bits to 128 bits
- Mapping between interconnect Traffic Classes (BE, LL, SVC)
- Power management, Connection/ Disconnection, QoS, Clock Management, Rate Matching, etc...







*Example Implementation



Transaction & Data Link Layers


- Example implementation embeds Transaction and Data Link Layers in DataLink Controller
- Usually same clock as interconnect
- Optional Master/Slave LL and BE TC ports
- Optional 40-bit LLI addressing
- Handles LLI clock conversions
- Performance parameters






Physical Adapter Layer

- Interface to MIPI M-PHY
- Configurable number of Rx and Tx lanes
- Configurable RMMI data
- Optional PHY test mode



MIPI M-PHY

- Industry standard
- Optimized for mobile applications
 - High performance and scalability
 - Low power operation and modes
- LLI M-PHY features
 - Type 1
 - HS-Mode Gears G1, G2 or G3
 - Up to 5.8 Gbps per lane



Potential Future Developments

- Increased IPC Efficiency
 - Signaling, Low Latency, Memory Mapped Accessed, Memory Management
- Increased Link Efficiency
- Power Management Extensions

Why MIPI LLI?

- Link a chip and a companion chip together
- Remove a memory chip from a mobile phone
- No software complexity
- Fewer pins than other standards
- Scalable Future-proof designs for highthroughput requirements
- Low Power Leverage M-PHY (< pwr than PCIe)

Increase Flexibility, Reduce BoM cost