

**Electrical-, protocol-  
and application layer  
validation of  
MIPI D-PHY and M-PHY  
designs**

Roland Scherzinger

MIPI Application Expert  
Digital Test Division  
Agilent Technologies



Agilent Technologies

# Agenda

Introduction, Smart Device Overview


MIPI Interfaces in Smart Devices

Validating MIPI Interfaces

Outlook



# Smart Devices Overview



# Features of Smart Devices

Internet, eMail, Organizer, Phone

- Wireless (WLAN, UMTS, LTE, ...)

Imaging, Photo, Video, Movies

- High resolution Camera and Display

Audio, Music

- MP3, WMA, AAC, ...

Maps


- GPS, aGPS

Book Reading

Gaming



# Mobile (Smart) Device Evolution



# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices

- **MIPI Overview**
- D-PHY Overview
- M-PHY Overview


Validating MIPI Interfaces

Outlook



# Technology Challenges in Mobile Computing

## Too Many Interfaces, All Different





# MIPI Interfaces in a Mobile Platform


This picture is only an illustrative example for several ways of integration with the purpose of demonstrating MIPI diversity on interfaces

- D-PHY based
- M-PHY based
- SLIMbus
- SPMI/RFFE

UniPort : UniPro™ + D-PHY or M-PHY

UniPro based IF technology are:  
UFS, CSI-3, DSI-2, GBT, UniPort

(\*) Transferred to IEEE  
(\*\*) Liaison with JEDEC



Agilent Technologies




# Physical / Protocol / Application Support




MIPI  
Mobile industry  
processor Interface

Application



Protocol  
Standard



Physical  
Standard



# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices

- MIPI Overview
- **D-PHY Overview**
- M-PHY Overview

Validating MIPI Interfaces

Outlook



# What is MIPI D-PHY ?

MIPI D-PHY  
is a Serial  
Bus

Mobile Display

Mobile Camera

Mobile Controller

## Why use MIPI D-PHY ?



**Standard Bus:** Facilitates Integration and Interoperability



**Performance:** up to 4Gbs for high resolution camera and displays



**Low power and high Scalability:**  
Multilane architecture



D\_PHY DSI

D-PHY CSI



Agilent Technologies

# MIPI D-PHY Characteristics

## Data Lanes




- High Speed Mode 80Mbps -1Gbps
- May go up to 1.5 Gbps in the future
- Low Power Mode < 10Mbps
- Bidirectional

## Lane Scalability


- Up to 4 Lanes + 1 clock lane

## Power

- Low Operational power
- Very Low Standby power



# Anatomy of a MIPI D-PHY link




2 data lanes MIPI D-PHY Link Example

Master drives the clock



# MIPI D-PHY at the Physical Layer

*Dual Signaling for high speed and low power transmission*  
*Dynamic termination*



# MIPI D-PHY Signals



Low Power  
Single ended

High Speed  
Differential

Low Power  
Single ended



Agilent Technologies




# MIPI DPhy DSI/CSI-2 Short Packet Structure

**Note:** The packet structure is identical for DSI and CSI-2. The difference is the interpretation of the Data ID field.

**Data Identifier:** Contains the Data Type Information (Short vs. Long) denotes the format/content of the Payload Data.

**8-bit Correction Code:** 8-bit ECC code for the Packet Header. Allows 1-bit error correction and 2-bit error detection.




32-bit SHORT PACKET (SH)



# MIPI DSI/CSI-2 Long Packet Structure

**16-bit Word Count(WC):** The receiver reads the next WC data words independent of value. The receiver uses the WC value to determine the End of Packet.



# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices

- MIPI Overview
- D-PHY Overview
- **M-PHY Overview**

Validating MIPI Interfaces

Outlook



# Main properties of M-PHY


Main LANE characteristics		2 pins/wires, differential, unidirectional
Minimum composition		Dual-simplex (4 wires)
Media		0-30 cm PCB, micro coax <1.2 m cable optical waveguides
Clocking method	HS  LS	Embedded clock (8b10b) with or without shared RefClk  PWM: Self-clocking SYS: Synchronous to RefClk
Raw bitrates (8b10b coded)	HS  LS	1¼ & 1½, 2½ & 3 , 5 & 6 Gb/s  PWM: 10 kb/s-600 Mb/s SYS: RefClk rate
RefClk frequencies		19.2 / 26 / 38.4 / 52 MHz
Data BURST encoding		8b10b
Power efficiency (overall)		<10pJ per payload-bit
CDR at receive side		Yes for HS, No for LS(-only)
TX pre-emphasis / RX equalization		No / Not specified
Signal levels (supply independent!)		0 - 200mV <sub>RT</sub> - 400mV <sub>NT</sub> (large drive) 0 - 100mV <sub>RT</sub> - 200mV <sub>NT</sub> (small drive)
Configuration		Using protocol & PHY mechanisms




# Layered Interface Standards

Applications:

- DigRF v4
- UniPRO
  - CSI / DSI / UFS / GBT
- LLI



# Electrical signal characteristics



Only low-swing differential signaling

TX always provides LINE termination

Switchable RX line termination: operation with or without termination

RX can hold undriven LINE at 'differential-zero' with  $Z_{HI}$  impedances

Two different TX drive strengths: Large & Small ( $=\text{Large}/2$ )

Optional Slew-Rate Control for EMI reduction



# Bit signaling schemes

## NRZ

- Non-Return-to-Zero (Trivial)

## PWM

- Pulse-Width-Modulation
- Self-Clocking





# Comparison of D-PHY with M-PHY

Min. number of pins per direction	4	2
Minimum configuration	4 only unidir or half-duplex	4 dual-simplex= <b>full-duplex</b>
Minimal UniPRO configuration	<b>8</b>	<b>4</b>
Medium	<30 cm PCB, flex, micro coax	< 30 cm PCB, flex, micro coax, <b>&lt;1.2 m cable, optical</b>
Data rate per lane HS LP	>80 Mb/s (Practical limit <b>&lt;1Gb/s</b> ) < 10 Mb/s	<b>~ 1¼ , 2½ , 5 Gb/s</b> <b>~ 1½ , 3 , 6 Gb/s</b> <b>10k-600Mb/s</b>
Electrical signaling HS LP	SLVS-200 <b>LVC MOS1.2V</b>	SLVS-200 <b>SLVS-200 w/o RX-R<sub>T</sub></b>
HS Clocking method	DDR Source-Sync Clk	Embedded Clk
HS Line coding	None or 8b9b	8b10b
Power – Energy/bit	Low	<b>Lower</b>
Receiver CDR required	<b>No</b>	<b>Yes</b>
Suited for optical transmission	No	<b>Yes</b>
LP only PHY's	<b>Disallowed</b>	<b>Allowed</b>




# DigRF V4 Overview

DigRF v4 is the next generation link between the BB-IC and RF-IC in a mobile device, enabling LTE and WiMAX data rates

Bus between BB-IC and RF-IC must support high traffic flows


4G standards (LTE, WiMAX) enable downlink speed of over 300 MBit/s



DigRF V4 is an enabling technology for LTE and WiMAX Applications

# UniPro Overview

- D-PHY and M-PHY
- High Scalable Bandwidth with low pin-count
- Low power consumption
- Reliable packet based, latency-aware Traffic Classes
- Network architecture
- Connection management
- Device discovery
- Remote configuration
- Security



Layered Model of UniPro v1.5

\*MIPI D-PHY or MIPI M-PHY



# Low Latency Interface (LLI) Overview

The LLI interface allows sharing a DRAM memory between 2 chips for data and program. The main motivation for LLI is cost reduction.

The LLI specification defines several logical layers to help to make the specification more understandable:

- Transaction layer: exchanges memory mapped read/write transactions and signals between 2 chips.
- Data link layer: provides several independent virtual channels between the 2 chips.
- PHY adapter layer: provides an interface to the physical media. Focus first on serial MIPI M-PHY. Ensure reliability as necessary.
- Power management. Interface control for optimal power consumption; definition of the power states.
- Boot and reset
- Test



# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices

Validating MIPI Interfaces

- **Testing Overview**
- D-PHY Testing
- M-Phy Testing

Outlook



# Test Applications

## Electrical Layer


- TX & RX Compliance (Scope & Generator (BERT))
- BringUp & Debug (Scope)

## Protocol & Application Layer

- Protocol Compliance (Protocol Exerciser / Analyzer)
- BringUp & Debug (Protocol analyzer or Scope)
- Device Emulation (Protocol Exerciser)
- Performance Validation (Protocol Exerciser)
- Application testing (Software Add-ons for Protocol exerciser)

# How to electrically test an RX

## Bit Error Ratio Test Principle





# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices

Validating MIPI Interfaces




- Testing Overview
- **D-PHY Testing**
- M-Phy Testing

Outlook



# Agilent D-PHY Physical Layer Test Solution

## Integrated Rx and Tx Test Setups






Procedure Error Case Behavior
Instruction for sequencer in error cases

Ready Serial Bus Family DisplayPort Station

Acquisition is stopped.



Packets Details Payload Header

Index	Time	MIPI DSI V1.01.00 CRC Check Packet	Data ID	Virtual Channel	Data
1	-181.8230 ns	Sync Event, H Sync Start	21	0	21
2	-118.2374 ns	Packed Pixel Stream, 16-bit RGB, 5-6-...	0e	0	0e
3	120.2467 ns	Sync Event, H Sync End	31	0	31
4	183.8496 ns	End of Transmission (EoT) packet	08	0	08
5	835.5966 ns	Sync Event, V Sync End	11	0	11
6	1.5030480 $\mu$ s	Color Mode (CM) Off Command	02	0	02
7	2.8064840 $\mu$ s	Shut Down Peripheral Command	22	0	22
8	3.4582533 $\mu$ s	Turn On Peripheral Command	32	0	32

☒ Show Fields

Display Format

Hex

Setup...

Search...

Save...

Help



H 100 ns/ 0.0 s

T 0.0 V

Status Scales

Acquisition:  
Sampling Mode Real TimeAnalysis:  
Analysis Mem 3.0 M of 200 MTrigger:  
Mode Edge ( $\uparrow$ )

InfiniiScan Off

More  
(1 of 2)Delete  
All



**Task Flow**

Set Up

↓

Select Tests

↓

Configure

↓

Connect

↓

Run Tests

- ☐ MIPI D-PHY Tests
  - ☐ Electrical Characteristics
    - ☐ HS Data TX
      - ☐ Static Common Mode Voltage(Vcmtx)
      - ☐ Vcmtx Mismatch
      - ☐ Differential Voltage(VOD)
      - ☐ Differential Voltage Mismatch
      - ☐ Single Ended Output High Voltage(VOHHS)
      - ☐ Common-Level Variations Above 450MHz (VCMTX(HF))
      - ☐ Common-Level Variations Between 50-450MHz (VCMTX(LF))
      - ☐ 20%-80% Rise Time (tR)
      - ☐ 20%-80% Fall Time (tF)
    - ☒ HS Clock TX
    - ☒ LP TX
      - ☐ Thevenin Output High Voltage Level (VOH)
      - ☐ Thevenin Output Low Voltage Level (VOL)
      - ☐ 30%-85% Post-EoT Rise Time (TREOT)
      - ☐ 15%-85% Fall Time (TFLP)
      - ☐ 15%-85% Rise Time (TRLP)
      - ☐ Pulse Width of LP TX Exclusive-OR Clock (TLP-PULSE-TX)
      - ☐ Period of LP TX Exclusive-OR Clock (TLP-PER-TX)
      - ☐ Slew Rate Vs. CLoad
  - ☐ Global Operation
    - ☐ Data Tx
      - ☐ TLPX
      - ☐ LP Exit: DATA TX THS-PREPARE
      - ☐ LP Exit: DATA TX THS-PREPARE+THS-ZERO
      - ☐ HS Exit: DATA TX THS-TRAIL
      - ☐ HS Exit: DATA TX TEOT
      - ☐ HS Exit: DATA TX THS-EXIT
    - ☐ Clock Tx
      - ☐ LP Exit: CLK TX THS-EXIT
      - ☐ LP Exit: CLK TX TLPX


**Test Group: HS Data TX**

Description: High-Speed Transmitter Electrical Characteristics



# MIPI D-PHY Protocol Test System configuration

## Protocol Stimulus and Analysis



All LA modules  
Except 16962A

### Notes :

- Loopback board orderable N4850-66402 for around \$750.
- Dynamic termination board available from UNH-IOL.

### N4861B Stimulus Probe

- Speed : 1Gbps per lane
- 3 lanes support
- CSI & DSI stimulus generation
- Error injection
- Voltage control
- Timing control
- High Speed and Low power mode


### N4851B Analysis Probe

- Speed : up to 1Gbps per lane
- 4 lanes support
- Flying leads or soft touch
- Full Protocol Triggering
- Real time error detection
- CSI & DSI packet viewer
- High Speed and Low power mode



# Test Model #1 : Camera Sensor Test

## Functional Analysis



**Capture Traffic in real-time**  
**Protocol Level Trigger and Display**  
**Real time Errors detection**  
**Compliance test**

### Notes :

- Analyzer operates in high impedance mode
- Dynamic Termination required on target System
- Camera= bus Master







# Test Model #2 : Display Module Evaluation Functional Stimulus and Analysis

Initialization Commands  
Data File

Send Stimulus to Display Device



DSI Packet & Image Generation



Logic  
Analyzer

N4861B


MIPI  
D-PHY  
DSI



Display

N4851B

Real-time capture of Bus activity



DSI Packet & Image View

Notes :


- Dynamic Impedance required on target system if bus-turn around



Agilent Technologies

# Test model #3 : Camera Emulation

## Functional Analysis




**Challenge : simulating various CSI devices**

**Generate Real-time CSI traffic**

**1Gbps on 3 lanes**

**Capture and replay**

# Test model #4 : Controller, Display & Camera Integration



ViewScope for cross triggering and time correlated measurement



# Protocol Analysis

Agilent Logic Analyzer - [...\Stimulus\DSI\_V1\_01\_x3\_Stimulus.xml] - [Packet Viewer]

File Edit View Setup Tools Markers Run/Stop Packet Viewer Window Help

M1 to M2 = 496.633374 ms

**Packets**

Sample Number	MIPI DSI V1.01.00 CRC Check Packet	Data ID	Virtual Channel	Data Type	Count	Data 0	Data 1	ECC
-28	Generic WRITE, 2 parameters	23	0	23		b2	00	26
-21	Generic WRITE, 2 parameters	23	0	23		b5	01	32
-14	DCS WRITE, no parameters	05	0	05		11	00	36
-7	DCS WRITE, no parameters	05	0	05		29	00	1c
-4	Sync Event, V Sync Start	01	0	01		00	00	07
-3	End of Transmission (EoT) pac	08	0	08		0f	0f	01
0	Sync Event, H Sync Start	21	0	21		00	00	12
1	End of Transmission (EoT) pac	08	0	08		0f	0f	01
4	Sync Event, H Sync Start	21	0	21		00	00	12
5	End of Transmission (EoT) pac	08	0	08		0f	0f	01
8	Sync Event, H Sync Start	21	0	21		00	00	12
9	End of Transmission (EoT) pac	08	0	08		0f	0f	01
12	Sync Event, H Sync Start	21	0	21		00	00	12
13	End of Transmission (EoT) pac	08	0	08		0f	0f	01
16	Packed Pixel Stream, 24-bit R	3e	0	3e	03c0		0b	0800 00, 2fea...
257	End of Transmission (EoT) pac	08	0	08		0f	0f	01

**Details**

Selected Packet: DCS WRITE, no parameters

Generated Fields

- Direction = DSI
- Packet Length = 32 Decimal
- MIPI DSI V1.01.00 CRC Check
- Physical Layer
  - LnMode = Hex
  - LnDir = Hex
  - Data ID = 05 Hex
  - Virtual Channel = 0 Hex
  - Data Type = 05 Hex

Initialization commands

Sync Events  
*Delta Time critical*

Data Traffic  
Long packets (Pixel Stream)

Low Level view of the packets



# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices


Validating MIPI Interfaces

- Testing Overview
- D-PHY Testing
- **M-Phy Testing**


Outlook




# Knowledge/Techniques Required for DigRF Analysis



Logical Analysis Technique



Signal Integrity Knowledge



Digital I/Q Analysis Technique

Various knowledge/techniques are required for DigRF analysis. In particular there are new *high speed digital physical layer* and *protocol level* testing and validation required.




# Receiver Test With BERT Generator and BERT Error Detector

Focus on receiver characterization  
and R&D level debugging

Utilizes the line loopback mode

Test pattern: all kinds of test pattern  
supported




# Receiver Test With BERT Generator and DigRFv4 Exerciser

Receiver characterization and system timing stress test

Utilizes the logic loopback mode with additional limited support for line loopback


Test pattern:

DigRF4 commands with payload and checksum in logic loopback mode, and PRBS 7 and PRBS 15 in line loopback mode






# Digital Signal Integrity Evaluation



DigRF evaluation begins with the digital physical layer evaluation. Digital quality is tied directly to the final RF quality

Preliminary Compliance test with UDA

# DigRF v3/v4 RF-IC Unit Testing Environment




Modulation Analysis and C/N Measurement



Agilent Technologies

# RF-IC, BB-IC, Integration Testing Environment



# Agenda

Introduction, Smart Device Overview

MIPI Interfaces in Smart Devices

Validating MIPI Interfaces

Outlook



# What will happen in 2011 / 2012?

D-PHY evolving towards 1.3 .. 1.5 Gbit/s bandwidth

M-PHY Gear 2 followed by Gear 3

3D support for Display and Camera

CSI-3, DSI-2 and UFS on UniPro 1.4 / M-PHY Gear 2

Low Latency Interface 1.0

- UniPro based applications and LLI will require protocol aware stimulus as both protocols are implementing real-time handshaking.
- Agilent will ensure appropriate test equipment availability at the right time.

# Do you have any questions?



Agilent Technologies