
ECE 1195 Lab 6

Software Convolution Image:




Hardware Convolution Image:



Utilization and Timing reports of HW Convolution:

Shift Register Implementation:




Ring Buffer Implementation:



The Ring Buffer Implementation took about half as many clock cycles as the shift register implementation and took just a bit more time, with less utilization.


Successful Bitstream Generation:




Putty Output:

As can be seen in the image, the convolution process took 0.0683 seconds.

Comparison of the HW_conv sim image (left) and accelerated image (right):





Reflection:

The software convolution simulation and hardware convolution simulation all provided identical images even though they were done in different ways. The efficiencies in terms of latency, runtime, and clock cycles vary between implementations of the Hardware Solutions. By being more creative and optimizing code, I could probably improve the run time and latency in the design, but both implementations are still reasonably fast. The accelerated hardware on the FPGA worked flawlessly in producing an identical image to the one the simulation provided.