#### MEMORIES SEMICONDUCTOR READ-ONLY

Diode circuits, BJT circuits, and MOSFET circuits stored in a binary format by encoding each logic 0 and 1 into circuitry by the absence or presence of a have each been used to provide semiconductor conductor IC read-only memories refer to ICs or IC pattem of values. Upon fabrication, this pattem of Hence, such memories can only be read from and not written into. The predefined pattern of values is memory circuits consisting of both read-only mem-(ROM) and random-access memory (RAM). ten into and is discussed in the next chapter. This chapter presents read-only memory circuits. Semisub-circuits that are designed to store a predefined values is permanently stored and cannot be changed. Random-access memory can be read from and writsingle diode or transistor.

useful purpose of a look-up table. That is, decoders requiring many gates and a subsequently higher Semiconductor ROMs have many uses. Entire chips can be designed as ROMs to store a program code such as the boot up code and basic input/output service (BIOS) routines used by computers. ICROMs can also be used to store operating software for such appliances as VCRs, dishwashers, microwave ovens, and many types of musical equipment. A ROM in number of transistors can be replaced with a ROM the form of an IC sub-circuit can also serve the very that requires far fewer transistors.

fabrication and are referred to as programmable grammable ROMs are formed by constructing a fuse in series with a diode or transistor so that all bits have Special types of ROMs can be programmed after read-only memory (PROM). As will be seen, prothe same logic level upon fabrication of the ROM. The PROM is then programmed by intentionally 'blowing" the fuse of each bit that is desired to be

Advancements in semiconductor IC MOS fabrication techniques brought about the possibility of ROMs that could not only be programmed after fabrication but can be erased and later reprogrammed.

#### Tips, Tricks, and Gimmicks 8

### Diode-Resistor OR Gate

sented in section 2.5 and is repeated here for the general n-input diode-resistor OR gate as shown in Figure 32.1. Each Input is connected The simple diode-resistor OR gate was prethrough an input diode pointed "in" to a pull. down resistor R.

input diodes are cutoff and no current flows If all inputs are low  $[< V_D(ON)]$ , then all through the pull-down resistor

$$I_R(OL) = 0$$
 (all inputs  $low$ )

Thus, for all inputs low, the output is

$$V_{OL} = ground = 0$$

ing input diode will be turned on. The output is then the input voltage degraded by the corcuit supply voltage V<sub>CC</sub>, then the correspondresponding diode tum-on voltage and is given If any input is high, represented by the cir-

$$V_{OH} = V_{EV}(high) - V_D(ON) = V_{CC} - V_D(ON)$$

ode ROM cell presented in the following section. The use of Schottky diodes is more practical since  $V_{\text{SPD}}(\text{ON}) < V_{\text{D}}(\text{ON})$ . The diode OR gate provides the basis for a di-




FIGURE 32.1 Simple Diode-Resistor OR Gate

read-only memory (E2PROM). The late 1980s brought about a new type of E2PROM that can be These ROMs are referred to as erasable programmable read-only memory (EPROM). A subset of EPROMs are the electrically erasable programmable programmed relatively much faster than their predecessors and are referred to as flash E2PROMs.

This chapter presents the details of ROMs based BJT-resistor circuits, NMOS technology, and CMOS ticular approach is self contained and may be studied important, since this technology is used extensively on different approaches using diode-resistor circuits, technology. Each of the sections describing the parin any order. The case of CMOS is by far the most in today's (1995) ROMs.

# 32.1 DIODE READ-ONLY MEMORIES

puts V<sub>2</sub> and V<sub>3</sub> and the left most (two-input) OR gate has inputs  $V_4$  and  $V_5$ . This circuit represents a simple four bit, six address ROM cell. The data out bit lines nations as the inputs to the four constituent OR gates. The inputs are labeled Vo V1 V2 V2 V4 and V1, V4, and V5. The next right most OR gate has in-The circuit of Figure 32.2 is a diode ROM cell. This circuit consists of four of the diode-resistor OR gates of Figure 32.1 placed in parallel. Six inputs to the circuit of Figure 32.2 are shared in different combi- $V_5$ . The right most four-input OR gate has inputs  $V_0$ . puts V<sub>1</sub>, V<sub>3</sub>, and V<sub>5</sub> and the next (two-input) has in-

are labeled  $V_{BIT2},\ V_{BIT2},\ V_{BIT2},\ and\ V_{BIT0}.$  In all the ROM circuits described, a high voltage is regarded as a 1 and a low voltage as a 0.

## Operation of Diode ROM Circuit

all remaining inputs low. Thus, each OR gate has at Proper operation of the ROM circuit of Figure 32.2 requires that a single input (of the six) be high with most one input high, and possibly no high inputs. Vo high, all other inputs low

### If $V_0$ is high and all other inputs are low, only the right most OR gate has a high input. The four data

out values are then 0, 0, 0, and 1, as indicated to the

right of the circuit in Figure 32.2

OR gates have high inputs. The four data out values If  $V_1$  is high and all other inputs low, the two right V, high, all other inputs low

#### V2 high, all other inputs low are then 0, 0, 1, and 1.

If  $V_2$  is high and all other inputs low, the OR gate with output labeled  $V_{\rm BTZ}$  has a high input. The four data out values are then 0, 1, 0, and 0.

### $oldsymbol{V}_3$ high, all other inputs low

OR gates have high inputs. The four data out values If V<sub>3</sub> is high and all other inputs low, the two middle are then 0, 1, 1, and 0.

### V4 High, All Other Inputs Low

If  $V_4$  is high and all other inputs low, the two outer OR gates have high inputs. The four data out values are then 1, 0, 0, and 1.

### $V_{\epsilon}$ high, all other inputs low

If  $V_5$  is high and all other inputs low, only the OR gate with output labeled V<sub>BIT2</sub> does not have a high input. The four data out values are then 1, 0, 1, and 1.

It should be noted that if no inputs are high, then none of the parallel OR gates has a high input and all data out values are zero. No Inputs High

## Utilization of Diode ROM Circuit

The previous sub-section showed that the circuit of Figure 32.2 can be used as a lookup table of the decimal values 1, 3, 4, 6, 9, and 11. These values are "looked up" by bringing a single input high at a time.






FIGURE 32.2 Diode ROM Cell




FIGURE 32.3 Addressing Each Row of Figure 32.2 Diode ROM Cell: (a) Input stimulus: each input brought high one at a time, (b) Resulting outputs

Figure 32.3 shows waveform stimuli to the six inputs in (a) and the resulting four outputs are shown in (b). Each input is brought high one at a time and the resulting outputs in base 10 (or base 2) are 1,0 (00012), 3,10 (00112), 4,10 (00102), 6,10 (01103), 9,10 (10113), 1 These waveforms provide further understanding of the diode-resistor ROM.

#### Design of a Diode ROM Circuit: Presence of a Diode Results in a Logic High Output Bit

Diode ROM circuits of the type in Figure 32.2 can be designed to have any number of data out bits and as many stored values as desired. Since the presence of a diode between an input line (row) and an output data bit line (column) results in a logic high.

diode ROM circuits are designed by placement of diodes between input row lines and data out column lines where logic high bits are desired—absence of a diode stores logic low

The portion of the ROM containing the diodes (and lack of resistors) is referred to as the  $\ensuremath{\text{ROM}}$  core.

# PN Junction or Schottky MN Diodes

The circuit of Figure 32.2 specifically shows the use of Schottky diodes in the ROM core. It should be emphasized that these are utilized instead of PN junction diodes because they have a smaller turn-on voltage:

$$V_{\rm SBD}(ON) = 0.3 \ V < V_D(ON) = 0.7 \ V$$

32.1 Diode Read-Only Memories

data out

diode ROM core

10101

01010

0000

10010

01101

### Pull-Down Resistors Are Part

As discussed in section 2.5 and the Tips, Tricks, and OR function with diodes. It should be specifically Gimmicks box preceding this section, placement of a pull-down resistor is necessary to achieve the logical plete the realization of each individual OR gate are actually a part of a sense amplifier circuit discussed noted here that the pull-down resistors used to comof an Amplifier Sub-Circuit in section 32.3.

# Example 32.1 Diode ROM Circuit Design

Design a diode ROM circuit that has five data out 13, and 18. Draw the ROM core of this circuit and bits and stores the six decimal values 21, 14, 1, 10, use Schottky diodes.

Solution Since a diode ROM circuit stores binary values, the six decimal values must first be converted to binary as in the following table:


Input	Decimal Value	Binary Equivalent
Vo	$21_{10}$	101012
Λ,	$14_{10}$	011102
٧²	$1_{10}$	000012
ζ,	$10_{10}$	$01010_2$
^*	$13_{10}$	011012
Vs	18,10	$10010_2$

in Figure 32.2 with five parallel diode OR gates shar-The diode ROM core desired is of the form shown ing different combinations of six different inputs. Figure 32.4 shows a five-bit diode ROM cell with six inputs. A diode is placed between the input (row) ine and output bit (column) line in each place a logic is desired. The following example verifies the design of this ROM cell with a SPICE simulation.

# Example 32.2 SPICE Simulation of Diode

#### ROM Cell

Verify the design of the diode ROM cell of the previous example with a SPICE simulation. Solution Figure 32.5 shows the ROM cell of the previous example with pull-down resistors, capacipropriate SPICE labelings. The SPICE input CIRcuit tive loads, piecewise linear voltage sources, and apfile for this circuit is



OR gate FIGURE 32.4 Diode ROM Cell of Example 32.1

3 imput diode OR gate

180

DB2 4

四0人。

DE2 4/12

¥ □,

H

+ t(BS)

(E)

(BB) ♣ ± t(118) 1

**♦** ((B)

**▼** t(ns) **₩** ((ES) (E) ↑

waveforms

at right). A diode present between the input (row) line and data output bit (column) line represents a stored binary 1 and the absence of such a diode represents a stored logic 0.

FIGURE 32.5 Diode ROM Cell of Figure 32.4 with Pull-down Resistors, Load Capacitors, and Appropriate SPICE

Labelings

The first row has a diode in only the Vern col-

000011

side of Figure 32.7. As can be seen by examining these values, the diode ROM core of Figure 32.7 row results in the binary values listed along the right stores the first 16 prime numbers.

FIGURE 32.6 Results of Example 32.2 Diode ROM Cell SPICE Simulation: (a) Input stimulus, (b) Resulting output

The second row has diodes placed in the Vern umn. Thus, the binary value 0000102 is stored in the and V<sub>Brro</sub> columns. This represents the binary value first row.

Determining the binary value for each remaining

# 32.2 BIT READ-ONLY MEMORIES

labeled  $\breve{V}_1$ ,  $V_2$ ,  $V_3$ , and  $V_5$ , Finally, the two input OR gate with output labeled  $V_{\rm BLR}$  uses the circuit inputs  $V_4$  and  $V_5$ . This circuit is a four bit, six address, BJT vious section is a BJT ROM circuit as shown in Figure gates shown in Figure 32.8b placed in parallel. The six circuit inputs Vo through V5 are shared in various output V<sub>BIT1</sub> uses inputs V<sub>0</sub> and V<sub>3</sub>. The four input BJT OR gate with output VBITZ uses the circuit inputs combinations as inputs to the constituent OR gates. The three input OR gate with output V<sub>Br0</sub> uses inputs V2, V4, and V5. The two input OR gate with An alternative to the diode ROM circuits of the pre-32.9. This circuit is essentially four of the BJT OR ROM cell.

> figure 32.7 shows a diode ROM cell that stores 16 Example 32.3 Analyzing a Diode ROM Core Figure 32.6a shows the piecewise linear input voltage The resulting output waveforms shown in Figure stimulus which brings each input high one at a time. 32.6b show that this diode ROM stores the binary values 10101<sub>2</sub> 01110<sub>2</sub> 00001<sub>2</sub> 01010<sub>2</sub> 01101<sub>2</sub> and  $10010_2$ . These correspond to the decimal values  $21_{10}$

stored for each individual input is determined (stated 1410, 110, 1010, 1310, and 1810 asked for in Example 32.1. Thus, the design of the diode ROM in the previous example has been verified.

six-bit values. Analyze this ROM core to determine Solution Examining each row of the ROM core of Figure 32.7 one at a time, the six-bit binary value the stored values.




FIGURE 32.7 Diode ROM Cell of Example 32.3

# ™ Tips, Tricks, and Gimmicks Resistor-Transistor Logic (RTL) OR Gate

The resistor-transistor logic (RTL) OR gate is shown in Figure 32.8a. This gate is described in section 5.7. Each input is connected to the base of a BJT through a resistor. The emitters of all BJTs are connected to a common emitter resistor providing output pull-down.

If all inputs are low  $[<V_{BE}(FA)]$ , than all BJTs are cutoff and no current flows through the pull-down resistor. Hence,

$$I_{RE}(OL) = 0$$
 (all inputs low)

 $I_{RE}(OL) = 0$  (un imputs four) Thus, for all inputs low, the output is

#### $V_{OL} = ground = 0$

If any input is high (assume a high input voltage is represented by the circuit supply voltage V<sub>CC</sub>, then its corresponding B/IT will be turned on. The output will then be the input voltage degraded by the corresponding B/IT forward-active base-emitter turn on voltage, given by

 $V_{OH} = V_{\rm IN}(high) - V_{\rm BE}(FA) = V_{CC} - V_{\rm BE}(FA)$ 

This RTL OR gate provides the basis for a BJT ROM cell presented in the following section.

### ™ Tips, Tricks, and Gimmicks An OR Gate is an OR Gate is an OR Gate

The resistor-transistor logic OR gate of Figure 32.8a has been redrawn in Figure 32.8b with the input base resistors removed and the BJTs drawn vertically stacked. This is still an OR gate and will be utilized in the following section drawn in this manner.




FIGURE 32.8 (a) Resistor-transistor OR gate, (b) Redrawn without input base resistors and BITs stacked vertically

### Operation of BJT ROM Circuit

To operate the circuit of Figure 32.9 so that the binary values stored by this circuity can be read, a single circuit input (one of V<sub>0</sub> through V<sub>0</sub>) should be high with all remaining inputs low. This results in each of the parallel OR gates having at most one of its inputs high and possibly no high inputs.

# $V_0$ high, all other inputs low If $V_0$ of Figure 32.9 is high and all other inputs are low, then only the OR gate with output labeled $V_{\rm BTI}$ has – high input. Thus, the logic levels at the outputs are 0, 0, 1, and 0.

V<sub>1</sub> high, all other inputs low With input V<sub>1</sub> high and all other inputs low, only the With input V<sub>1</sub> high and all other inputs only OR gate with output V<sub>8172</sub> would have a high input. The output BIT lines would then have logic values of 0, 1, 0, and 0.

 $V_2$  high, all other inputs low With the  $V_2$  input high and all other inputs low, the OR gates with outputs  $V_{\rm gray}$  and  $V_{\rm grz}$  both have high

inputs. This results in out BIT lines with logic values of 0, 1, 0, and 1.

# V<sub>3</sub> high, all other inputs low. With input V<sub>3</sub> high and all other inputs low, the OR gates with output labeled V<sub>8TC</sub> and V<sub>8TC</sub> have high inputs. The resulting BIT line outputs have logic levels of 0, 1, 1, and 0.


 $V_4$  high, all other inputs low, the OR gates With  $V_4$  high and all other inputs low, the OR gates with outputs  $V_{\rm BTS}$  and  $V_{\rm BTO}$  have high inputs. The output BIT lines will therefore have logic values of 1, 0, 0, and 1.

#### V<sub>s</sub> high, all other inputs low With the V<sub>5</sub> input high and all other inputs low, OR gates with output labels Verra, Verra, and Verro have

high inputs. The resulting output logic levels are 1, 1, 0, and 1.

No Inputs High
It should be noted that if none of the inputs Voltrough Vs are high, then none of the four OR gates





### FIGURE 32.9 BJT ROM Cell

has high input and all output BIT lines are at logic level  $\boldsymbol{0}.$ 

### Utilization of BJT ROM Table

The previous sub-sections showed that bringing each of the circuit inputs high one at a time results in outputs of  $2_{10}$  (00102),  $4_{10}$  (01002),  $5_{10}$  (01012),  $5_{10}$ 

vious sub-sections.

(0110<sub>2</sub>), 9<sub>10</sub> (1001<sub>2</sub>), and 13<sub>10</sub> (1101<sub>2</sub>). Figure 32.10<sup>a</sup> shows input waveform stimuli to the BJT ROM circuit of Figure 32.9, where each input is brought high one at a time. The resulting output waveform's shown in Figure 32.10<sup>b</sup> verify the analyses of the pre-




FIGURE 32.10 Addressing Each Row of the Figure 32.9 BJT ROM Cell: (a) Input stimuli: each input brought high one at a time, (b) Resulting outputs

# Design of a BJT ROM Circuit: Presence of a BJT Results in a Logic High

BJT ROM circuits such as the one exemplified in Figure 32.9 can have any number of output bits with any stored values as desired. Storage of a logic 0 or 1 is realized as follows

placement of the base-emitter junction of an emitter-follower BJT between an input row line and data output column line results in a stored logic 1—absence of a BJT represents a logic 0

The portion of the ROM circuit containing the BJTs is referred to as the ROM core.

### Pull-Down Resistors Are Part of an Amplifier Sub-Circuit

As was the case with the diode ROM circuit of the previous section, the pull-down resistors of the OR

gates are actually a part of a sense amplifier circuit used to read the data out value from each BIT line.

# Example 32.4 BJT ROM Circuit Design

Design a five bit BJT ROM circuit that stores the decimal values 20, 7, 9, 22, 6, and 24. Draw the BJT ROM core for this circuit.

**Solution** Since a BJTROM circuit stores binary values, the decimal values of this example must first be converted to binary as in the following table:

Input	Decimal Value	Binary Equivalent
N <sub>o</sub>	2010	101002
Š	7,10	001112
<b>'</b> '	9,16	$01001_2$
<b>'</b> 5	22,0	101102
,> <u>,</u>	6,4	$00110_2$
, A	24.0	11000,

32.2 BJT Read-Only Memories

568




FIGURE 32.11 BJT ROM Cell of Example 32.4


ure 32.11. The base-emitter junction of a BJT is placed between the input row line and bit column Absence of a BJT always stores a logic 0. The SPICE simulation of the following example verifies proper ues is made up of five parallel BJT OR gates sharing design of this ROM cell and generates output wave-The BJT ROM core needed to store these binary valvarious combinations of six circuit inputs. Such a five bit BJT ROM core with six addresses is shown in Figline in each location where a logic 1 should be stored.

form patterns for each input brought high one at a time.

Labelings

#### Example 32.5 SPICE Simulation of BJT ROM Cell

designed in the previous example to verify that it has Perform a SPICE simulation on the BJT ROM cell stored the desired values.



Solution Figure 32.12 shows the BJT ROM cell of the previous example with pull-down resistors, load

\* BJT ROM Cell \* 5 Bits, 6 Addresses · OPTIONS NOECHO NOPAGE NOMOD + LIMPTS=300 VCC 30 0 DC 5V

capacitances, piecewise linear voltage sources, and appropriate SPICE labelings. The SPICE input CIRcuit file corresponding to this circuit is