499

binational logic gates NOT, AND, OR, NAND, and structed with the tri-state inverters and transmission dicate that a portion of the output voltage is fed back to the input. In addition to combinational logic gates, CMOS latches and flip-flops are commonly consuch memory elements are made up of the com-NOR and feedback. Feedback is a term used to ingates introduced in Chapter 25.

flops. The basic digital memory element, the cross lyzed. The different types of latches and flip-flops coupled inverter latch, is then introduced and ana-This chapter begins with definitions and descriptions of properties used to describe latches and flipincluding RS, JK, and D types are then introduced

Some sections of this chapter describe latch and flip-flop configurations realized with complex logic function AND-OR-invert gates. All sections, figures, and examples that refer to circuit configurations re-These sections can be skipped by the reader without alized with AOIs are noted with the superscript AOI loss of continuity

### 31.1 BASIC DEFINITIONS FOR SEQUENTIAL LOGIC GATES

#### Single Cell Memory Elements (Latches and Flip-Flops)

Single cell memory elements are called latches or flip-flops. Since the output of a latch or flip-flop can

have either of two logic states, these devices are also called bistable memory elements. The difference between latches and flip-flops is as follows:

- a latch can change output states continuously corresponding to input changes in any instant, whereas
- cise instants controlled by a train of equally a flip-flop changes output states only at prespaced pulses called a clock pulse train

The use of flip-flops insures that the system components change at the correct instants. The clock control terminal is an additional input that acts as an enabling input only at precise instants of time.

## Periodic Clock Signal

A typical square-wave clock signal is displayed in Figure 31.1. Note that this signal is a precise string of periodic voltage pulses that alternate between logic level 0 and 1. Note further that the period of this square wave is T and the frequency of the wave shape is v. The relation between the period and frequency

$$v = 1$$

The period T for the clock signal in Figure 31.1 is indicated.

### Transitions (Edges)

When a flip-flop is controlled by a clock pulse, either in the outputs. These two types of transitions are A clock pulse has two types of transitions (or ticks). one or the other of these transitions enable a change classified as follows:

change in the outputs, the logic gate is said to 31.1. When this type of transition permits sponds to a signal changing from the low logic state to the high logic state as indicated in Figure Low-to-high transition (L-to-H) which correbe positive-edge triggered.

logic value of the input signal in (b). At time 6s, the clock signal again goes low-to-high and the output signal in (d) again attains the logic value of (b). Note when the input signal changes state nor when the Solution (Figure 31.2d) Positive-Edge Triggered Flip-Flop The output signal in Figure 31.2d is initially low. At time t<sub>1</sub>, the clock signal in (a) goes low-to-high and the output signal in (d) attains the that the output signal in (d) never changes state clock goes high-to-low. Since this output signal changes state only on the rising edge of the clock,

ure 31.2e is seen to change logic states only when the clock signal goes high-to-low. The output signal Solution (Figure 31.2e) Negative Edge-Triggered Flip-Flop The output signal shown in Figin Figure 31.2e is therefore the output of a *negative* edge-triggered flip-flop

the signal of Figure 31.2d represents the output of a

positive edge-triggered flip-flop.

# Types of Sequential Logic Circuits

There are two types of clocked digital logic systems. These sequential logic circuits are called:

- 1. synchronous logic circuits: those in which the same clock is used to cause all logic variables to change simultaneously, and
- clocked or run off independent clocks (i.e. all asynchronous logic circuits: those that are unclocked or portions of the system are either unvariables are not clocked together)





FIGURE 31.1 Typical Periodic Clock Signal

high state to the logic low state as indicated in responds to a signal changing from the logic Figure 31.1. When this type of transition permits change in the outputs, the logic gate is said to High-to-low transitions (H-to-L) which corbe negative-edge triggerea.

### Example 31.1 Level-Triggered Versus Edge-Triggered

Consider the signal in Figure 31.2a to be a periodic clock signal and let the signal in Figure 31.2b be the input to three different types of latches or flip-flops, whose outputs are shown in Figure 31.2c, d, and e. Are the outputs in (c), (d), and (e) outputs of levelriggered or edge-triggered latches or flip-flops?

is high. At times t<sub>1</sub>, t<sub>2</sub>, t<sub>3</sub>, t<sub>6</sub>, t<sub>7</sub>, and t<sub>8</sub> output (c) is seen to follow the input in this manner. When the the clock signal goes high. Note that at time t<sub>5</sub> the input signal changes but the output signal in (c) does the (c) output signal attains the logic value of the clock signal goes low, the output signal (c) stores or "Iatches" the input signal value until the next time not. At time t, the clock signal again goes high and input (b). The output signal shown in Figure 31.2c demonstrates a latch that is triggered when the clock is high and is referred to as a positive level-triggered Solution (Figure 31.2c) Level-Triggered Latch The output signal in Figure 31.2c changes with the input signal in (b) whenever the clock signal in (a)



characteristic  $V_Q$  versus  $V_{IN}$  superimposed over  $V_Q = V_{IN}$ Latch: (a) Two cascaded inverters, (b) Voltage transfer FIGURE 31.5 Analysis of Cross Coupled Inverter

anomaly or circuit noise forces the inverter loop out the inverter loop of Figure 31.5c has only two stable the straight line for  $V_{\rm IN}=V_{\rm Q}$  must also be satisfied and this line is also plotted in Figure 31.5b. The three intersection points of the two curves indicate that the circuit of Figure 31.5b can statically operate at any of these intersections. However, the middle intersection point is unstable and even the most minor of that state and into one of the other states. Hence, operating states.

The basic cross coupled inverter latch presented in this section and Figure 31.4d is used extensively

gives two stable solutions, (c) Output  $\rm V_Q$  fed back to  $\rm V_{IN}$  gives positive feedback inverter loop of Figure 31.4

છ

## 31.3 RESET-SET (RS) LATCH

in the following sections. This element is the basis for latches and flip-flops.

## NOR Realized RS Latch

31.6a. This circuit provides two additional inputs to the basic cross coupled inverter latch of the previous section and Figure 31.4d by replacing the inverters The first practical digital latch is displayed in Figure

one input of the other NOR gate and the remaining

tion of the memory element called a reset-set latch, or RS latch. Each NOR gate output is fed back to




FIGURE 31.6 RS Latch (NOR realization): (a) Cross coupled NOR gates, (b) Circuit symbol, (c) Truth table, (d) Time waveforms demonstrating operation

with two-input NOR gates. The feedback connection of the two NOR gates represents one implementa-

The outputs are defined as Q and Q, the inverses of each other. The inputs are defined as R and S which tion of R=1 and S=0 corresponds to Q being reset NOR gate inputs are the two inputs to this RS latch. stand for reset and set, respectively. The reset condi-