Due: April 08, 2011 (Friday)

1) Sketch VTC of the following Circuit:

$$V_{DC} < V_{IN} < V_{DC}$$

$$V_{DC} = 4V$$

$$V_{D}(DN) = 0.7V$$

3) Skelin VTC and find noise margins of the following gate:

3) Sketch VTC and roise margins.