24.5 CMOS Complex Logic Gates (AOIs and OAIs)

384

+ (BD=3.1E-15 (BS=3.1E-15)
MPA 4 1 5 5 PMOSFET U=200 L=2U
MPB 2 3 4 5 PMOSFET U=200 L=2U
MNB 2 3 0 0 NMOSFET U=4U L=2U
MNA 2 1 0 0 NMOSFET U=4U L=2U
VINA 1 0 PULSE(OV 5V 0 0 0 10NS

25 VINB 3 0 DC OV PULSE(OV + 20NS)

_

+ D 20NS 40NS)
.DC VINA D 5 0.1
.PLOT DC V(4)

PRINT TRAN V(VINA) V(VINB) TRAN JUS HONS

(+) A

Note that VINB has a default DC value of 0 V so that the .DC sweep over VINA will produce both output logic states.

both inputs are low and low for any input high. Note hat the output fall time is approximately equal to voltage transfer characteristic is slightly displaced from the center. The results of the .TRAN time The result of the .DC sweep is the voltage transfer characteristic shown in Figure 24.12a. Note the sweep are shown in Figure 24.12b. The logical NOR function is easily recognized, the output is high when he output rise time.

24.4 CMOS AND AND OR GATE

tained by simply feeding the output of CMOS NAND and NOR gates into CMOS inverters, as shown in Figures 24.13 and 24.14, respectively. Note the intermediate NAND and NOR outputs can be used to drive logic gates other than their respective inverters and thus applications requiring complementary logic signals are easily facilitated. AND and OR gates in CMOS digital circuits are ob-

24.5 CMOS COMPLEX LOGIC GATES (AOIs AND OAIs)

The previous sections show that ANDing of signals is naturally performed with CMOS circuitry by series connection of N-channel MOSFETs and parallel connection of complementary P-channel MOSFETs.

cuitry by parallel connection of NMOS transistors within the same CMOS circuit, allows realization of and series connection of the complementary PMOS their corresponding PMOS transistors in series Also, ORing of signals is performed in CMOS cirtransistors. Combining NMOS devices in series com binations with the corresponding PMOS devices in parallel and other NMOS transistors in parallel with more complex logic functions such as AND-OR-inverts or AOIs.

Modification of CMOS NOR Gate Block Diagram to Perform AND-OR-Inverting

Voor (V)

resenting the parallel and series combinations of N- and P-channel devices. This block diagram rep-24.9a. As discussed, the NOR function is realized by ries combinations of the complementary PMOS reexamine the two-input CMOS NOR gate of Figure parallel combinations of NMOS transistors and se-Before introducing a CMOS AND-OR-invert gate, transistors. Figure 24.15 shows a block diagram represents the logic function

$$V_{OUT} = V_A NOR V_B$$


modified to perform V_A AND V_C and the blocks dedicated to V_B are modified to perform V_B AND If the blocks dedicated to accommodate V_A are V_D, as in Figure 24.16, the logical function


$$V_{OLT} = (V_A \ AND \ V_C) \ NOR \ (V_B \ AND \ V_D)$$

AND Vc is a series combination of NMOS devices the block labeled PA AND Pc. Likewise, the blocks sented by series combinations of N-channel is performed. The circuitry needed to realize VA combination of complementary PMOS devices for labeled N_B AND N_D and P_C AND P_D are repre-MOSFETs and parallel combinations of complementary P-channel MOSFETs, respectively. Figure 24.17a shows the circuitry for such a gate. This is a CMOS for the block labeled N_A AND N_C and a parallel AND-OR-invert gate.

Input ANDing Sections

the output and ground. Either of these can serve as responding two inputs are high. That is, an output pull-down path exists through N_A and N_C if V_A and Examining the complex CMOS logic circuit of Figure 24.17a, two series NMOS branches appear between an output pull-down path to ground when the cor-







€

FIGURE 24.12 SPICE Simulation Results of Example 24.2; (a) Voltage transfer characteristic, (b) Transient response verifying realization of logical NOR function

387





FIGURE 24.13 CMOS AND/NAND Gate: (a) NAND fed inverter, (b) Circuit symbol indicating both AND and NAND hunctions are available

path exists through N_B and N_D , if V_B and V_D are both high. Note that for the series combination of the Vc are both high. Alternately, an output pull-down N-channel MOSFETs NA and No. there is the corresponding parallel combination of complementary P-channel MOSFETs PA and Pc. Likewise, for the series combinations of NMOS transistors N_B and N_D,

there is a corresponding parallel combination of complementary PMOS transistors PB and Pp.

Output is NORing of the ANDings

As discussed earlier in this section, parallel combinations of the NMOS pull-down paths and series combinations of the complementary parallel PMOS



TGURE 24.15 Block Diagram Representing Transistor Configuration of Two-input CMOS NOR Gate

pairs provides an ORing of the ANDing of inputs. As with all CMOS gates, the output is then naturally complemented and the ORing is in essence a NORing and the logic gate of Figure 24.17a does indeed realize the logic function

$$V_{OIT} = (V_A \ AND \ V_C) \ NOR \ (V_B \ AND \ V_D)$$

$$= NOT[(V_A \ AND \ V_C) \ OR \ (V_B \ AND \ V_D)]$$

$$= \overline{AC + BD}$$




FIGURE 24.14 CMOS OR/NOR Gate: (a) NOR fed inverter, (b) Circuit symbol indicating both OR and NOR functions are available

3

3

髓 N。

Verification of AND-OR-Invert Logic Function

AOI circuit of Figure 24.17a. We shall now verify all Table 24.3 is a detailed truth table for the four-input ble 24.3 along with the states of all N- and P-channel MOSFETs. The ANDing of the individual pairs of inputs along with the expected output logic states are combinations of low and high inputs as listed in Taalso included in Table 24.3.

Output Low State

VA AND V_C High

As discussed previously in this section, an output pull-down path to ground exists through the chan-V_A and V_C high, P_A and P_C are both cutoff and no VA AND Vc high. This verifies the output low state nels of N_A and N_C if V_A and V_C are both high. With output pull-up path to VDD is available. Thus, the circuit of Figure 24.17a is in the output low state for specified in lines 13 through 16 of Table 24.3.

$V_B AND V_D High$

Similarly, NB and ND are active when VB and VD are state for V_B AND V_D high. Thus, the output low the circuit of Figure 24.17a is also in the output low able. With V_B and V_D high, P_B and P_D are cutoff and no output pull-up path to V_{DD} is present. Therefore, high and an active pull-down path to ground is avail-




FIGURE 24.16 Block Diagram Representing NORing of Sub-logic Sections for an AND-OR-invert Logic Gate

24.5 CMOS Complex Logic Gates (AOIs and OAIs)




FIGURE 24.17 Four-input CMOS AND-OR-invert: (a) Circuit schematic, (b) Logic schematic

states tabulated in lines 4, 8, and 12 and again line 16 of Table 24.3 are verified.

Output Low Voltage $\equiv V_{OL}$

With P_B and P_D cutoff, the sum of the PMOS drain currents $I_{D,PB}(off) + I_{D,PD}(off)$ is zero. Since the sum of the NMOS drain currents of N_C and N_D is equal to the sum of the PMOS drain currents, these are also zero. Hence,

$$I_{D,NC}(ON) + I_{D,ND}(ON) = I_{D,PB}(OFF) + I_{D,PD}(OFF)$$

= 0

Since zero drain current active MOSFETs have a drain-to-source voltage of zero (as discussed in section 17.2), the NMOS transistors providing the out-

logic gate of Figure 24.17a is the same as that for the CMOS inverter, NAND, and NOR gates with Thus, the output low voltage for the complex AOI put pull-down path to ground both have $V_{DS} = 0$.

$$V_{OL} = 0$$

pler CMOS NAND and NOR gates of the previous sections. Vol. is also zero for even more complex This was the output low voltage found for the sim-CMOS logic gates.

Output High State

VA AND VB LOW

With VA and VB low, PA and PB are active and an output pull-up path to V_{DD} is available through their

Vour	VAGI	high	high	high	low	high	high	high	low	high	high	high	low	low.	low	low	low
Pull- Down	Path	no	DO.	ou	yes	ou	01	no	yes	ou	0U	02	yes	yes	yes	yes	yes
Pull-Up	Path	yes	yes	yes	on O	yes	yes	yes	110	yes	yes	yes	110	no	ou 0	no	оп
V _b	$V_{\rm D}$	wol	low	low	high	low	low	low	high	low	low	low	high	low	low	low	high
AND AND	Vc	low	low	low	low	low	low	low	low	low	low	low	low	high	high	high	high
	$\Gamma_{\rm D}$	u	θĘ	ü	병	go	θijο	E C	θ	g	뜅	цo	Œ,	uo	æ	ď	병
	Ъ	п	ď	쁑	off.	uo	on	off	퓽	пo	пo	οŧ	Ħ	uo	G	θÜ	off
	$\mathbf{P}_{\mathbf{C}}$	uo	on	uo	on	off	뜅	병	off	o	uo	ш	uo	₩	뜅	Ήo	ğ,
	PA	Æ	uo	uo	uo	on	пo	uo	пo	οŧ	Ψo	οŒ	off,	off	Ħ	off	ЭЩ
	Z _o	aff.	OD	쁑	rio G	ЭJo	uo	υĘ	ц	οŒ	ចូ	θij	ш	θ	ы	Ή	E I
	ź	쁑	₩	on	uo	off	Ψ	uo	uo	off	θĘ	Ę	пo	off	Ħо	Оľ	uo
	Z	ij	퓽	Œ	υŧ	uo	ou	ü	uo	Ψ	병	븅	뜅	ű	цo	Б	E E
	ž	₩	off	JJO	off	off	Ð	θŧ	υţ	ď	ū	ц	ದ	Б	по	цo	uo
	Ϋ́	low	high	low	high	low	high	low	high	low	high	low	high	low	high	low	high
	VB	low	low	hieh	high	low	low	high	high	low	low	high	high	low	low	high	high
	Vc	low	Nol	low	low	high	Fig.	high	rigir	low	wol	low	low	high	Į.	high	high
	>	<u>\$</u>	low	low	low	low	MO	Mol	low	high	high	high	high	high	high	high	high

Thus, the complex CMOS logic gate of Figure 24.17a drain-to-source channels. Also, NA and NB are cutoff and no output pull-down path to ground is present. is in the output high state and lines 1, 2, 5, and 6 of [able 24.3 are verified.

VA AND Vp Low

in the output high state and lines 1, 3, 5, and 7 of PA and PD are active for VA and VD low and an output to-source channels. NA and ND are simultaneously ists. Thus, the CMOS logic gate of Figure 24.17a is pull-up path to V_{DD} is available through their draincutoff and no output pull-down path to ground ex-

$V_{_{ m C}}$ AND $V_{ m B}$ Low and $V_{_{ m C}}$ AND $V_{_{ m D}}$ Low

Iable 24.3 are verified.

low verifying lines 1, 2, 9, and 10 of Table 24.3. Lines An analogous situation results from either $V_{\mbox{\scriptsize c}}$ and $V_{\mbox{\scriptsize B}}$ 1, 3, 9, and 11 of Table 24.3 are verified in the same manner for V_C and V_D low.

Output High Voltage $\equiv V_{OH}$

With No and No cutoff, the sum of the NMOS drain currents is zero. With the output pull-up path to $m V_{DD}$

devices and equal drain currents of the cutoff NMOS provided through the two complementary PMOS devices given by

$$I_{D,NC}(ON) + I_{D,ND}(ON) = I_{D,PB}(OFF) + I_{D,PD}(OFF)$$

= 0

The drain-to-source voltages of the (active) pull-up PMOS transistors are $V_{\rm DS,Pl}=0$. Thus, as with the CMOS inverter, NAND, and NOR gates, the output high voltage is

$$V_{OH} = V_{DD}$$

Pull-Up and Pull-Down Paths are Exclusive

vious chapter and the CMOS NAND and NOR gates of the previous sections, static operation (all inputs held constant at Vol. and/or Vol.) of the CMOS put pull-down path to ground. As with the previously discussed CMOS logic gates, output pullvides either an output pull-up path to V_{DD} or an out-As demonstrated with the CMOS inverter of the pre-AND-OR-invert gate of Figure 24.17a always pro-

Channel Width/Length Ratios

The channel width/length ratios of the NMOS and PMOS transistors in a complex CMOS logic gate must be scaled. This accommodates for the relative mobilities of electrons and holes in silicon

$$\mu_N = 2.5 \mu_P$$
 (in silicon)

the longest output pull-down path to ground is through the drain-to-source channels of two NMOS transistors. The W_N/L_N ratio should therefore be twice that found in a CMOS inverter with the same for the inverter with the same desired $\check{\mathsf{V}}\mathsf{T}\mathsf{C}$ multiplied quired for an output pull-down path to ground. That to V_{DD} and pull-down paths to ground. The widths by the maximum number of NMOS transistors reis, for the complex CMOS AOI gate of Figure 24.17a, and the relative lengths of the output pull-up paths of the N-channel MOSFETs are simply those found

drain-to-source channel of two PMOS devices. The $W_{\rm P}/L_{\rm P}$ ratio should therefore be twice that found in tiplied by the maximum number of PMOS transistors pull-up path from the output to Vpo is through the ining the CMOS gate of Figure 24.17a, the longest The widths of the PMOS channels are scaled in a similar fashion. W_P/L_P should be equal to that found in an inverter with the same desired VTC mulrequired for an output pull-up path to VDD. Exama CMOS inverter with the same desired VTC. desired VTC

The following example demonstrates sizing of MOSFETs for the complex CMOS AOI circuit of Fig-

Example 24.3 Size of MOSFETs in a Complex CMOS Logic Circuit

Design the channel widths and lengths of the complex CMOS logic circuit of Figure 24.17a so that it has the same VTC of the CMOS inverter of Example 23.2 (shown in Figure 23.3).

CMOS logic gate of Figure 24.17a is through two NMOS channels. The WN/Ln ratio should therefore Solution As mentioned in this section, the longest output pull-down path to ground found in the

be twice that of the inverter in Example 23.2. Keeping the same channel length yields

$$\left. \frac{W_N}{L_N} \right|_{\Lambda OI} = 2 \left. \frac{W_N}{L_N} \right|_{\text{invertor}} = 2 \left. \frac{(4\mu)}{(2\mu)} = \frac{8\mu m}{2\mu m}$$

through two PMOS drain-to-source charmels. The Also mentioned, the longest pull-up path to V_{DD} is W_P/L_P ratio should also be twice that of the inverter in Example 23.2. Keeping the same PMOS channel length yields

$$\frac{W_P}{L_P}\Big|_{AOI} = 2\frac{W_P}{L_P}\Big|_{inverter} = 2\frac{(10\mu)}{(2\mu)} = \frac{20\mu m}{2\mu m}$$

Non-Inverting AND-OR Gates

CMOS in the same fashion as NMOS AND and OR gates. Namely, by connecting an inverter at the output. Figure 24.18a shows the CMOS AND-OR-invert gate of Figure 24.17a with a CMOS inverter connected to the output. This new circuit performs the Non-inverting AND-OR gates are obtained logic function

$$V_{OUT} = (V_A AND V_C) OR (V_B AND V_D)$$

= $AC + BD$

Thus, the inverted AOI output node can be used to drive gates other than the cascaded inverter to provide complementary logic signals.

Recipe for Other Complex CMOS

Additional multi-input complex logic gates can be constructed using CMOS obeying the following general design connections: Logic Gates

- ANDing of signals is performed by series stacked combinations of NMOS transistors with complementing PMOS transistors in parallel.
 - ORing of signals is accomplished by parallel connection of NMOS devices with the complementing PMOS devices stacked in series.
- The gate terminal of each NMOS transistor is tied to the gate terminal of the complementing PMOS transistor and used as a signal input.
 - connection of the series NMOS devices and series connection of the complementing parallel ORing of ANDed signals is realized by parallel




FIGURE 24.18 Four-input CMOS AND-OR gate: (a) Circuit with cascaded inverter, (b) Logic schematic

- ANDing of ORed signals is realized by series connection of the parallel NMOS devices and parailel connection of the complementing series PMOS devices.
- connect the output of the AND-OR-inverting circuitry to an inverter (the NOTed AND-OR A practical limitation for most CMOS digital in-If a non-inverting AND-OR signal is desired, node can be used to drive other logic gates). _
- path to ground or output pull-up path to Voo tegrated circuits is that no output pull-down should exceed traversing four MOSFETs.
- The channel widths and lengths should be scaled as described earlier in this section.

When designing complex CMOS logic circuits, it is recommended that a corresponding truth table be verified for all combinations of low and high inputs.

nation of inputs and pull-up and pull-down paths should never be present simultaneously. Sketching block diagrams of the sub-logic sections provides a An output pull-up path to V_{DD} or output pull-down useful preliminary step in designing of complex path to ground must be available for every combi-CIMOS logic circuits.

voltage range. As with the CMOS inverter, NAND One final note should be made about the output gate, and NOR gate, the output voltage operates railto-rail. That is, the output voltage varies from ${
m Vo_L} \equiv$ ground = 0 to $V_{OH} = V_{DD}$.

Example 24.4 Complex CMOS OR-AND-Invert Logic Gate

Design a five-input complex CMOS logic gate that provides the logic functions

Chapter 24/CMOS Combinational Logic Gates

392

$$F = \overline{(A+B)(C+D)E}$$

and

$$F = (A + B)(C + D)E$$

(Channel W/L ratios are calculated in the following example.)

Solution (Block Diagram) To design the five-input inverting logic section, note that the desired logic function is a NANDing of two ORings and an individual signal or

$$V_{OAI} = \overline{(V_A + \overline{V_B})(V_C + \overline{V_D})V_E}$$

= $(V_A \text{ OR } V_B) \text{ NAND } (V_C \text{ OR } V_D) \text{ NAND } V_E$

The overall NANDing of the sub-logic sections V_A OR V_B, V_C OR V_O, and V_E can be represented by the block diagram shown in Figure 24.19a. NANDing of signals requires series combinations of NMOS sections and parallel combinations of PMOS sections.

Solution (Offing Sub-logic) To perform the ORing logic V_A OR V_B and V_C OR V_D , the blocks in Figure 24.19a labeled N_A OR N_B and N_C OR N_D should be replaced with parallel combinations of

NMOS transistors. The blocks labeled P_{Λ} OR P_{B} and P_{C} OR P_{D} should be replaced by series combinations of PMOS transistors.

Solution (Input E) The input for signal V_E is connected to a single N-channel MOSFET in place of the block labeled N_E and single P-channel MOSFET in place of the block labeled P_E .

Solution (Inverting) To provide the OR-ANDing of the non-inverting logic desired, a CMOS inverter should be connected to the output of the multi-input complex CMOS logic gate.

Figure 24.19b shows the CMOS circuit that provides the desired logic functions with each block of Figure 24.19a replaced with the constituent MOSFET representations and cascaded CMOS inverter to provide complementing of the initial logic function. As mentioned, the input node to the cascaded inverter may be used to drive other gates.

The truth table for this logic gate should be veraffer for all 2° = 32 combinations of low and high inputs to verify proper logic realization. This is left as a homework exercise in Problem 24.40.




FIGURE 24.19 (continued) (b) Circuit schematic, (c) Logic schematic

Example 24.5 Complex CMOS Logic Gate Channel Width/Length Ratios

NMOS pull-down

N, OR N,

\ 0°2

۷.

V.

N, OR N,

 \rightarrow F = (A + B)(C + D)E

PMOS pull-up

P.OR P.

P, ORP,

Calculate the channel width/length W/L ratios for all MOSFETs in the logic gate of the previous example (Figure 24.19b). Both the multi-input and cascaded inverting stages should have the VTC and transient response of the CMOS inverter in Example 23.2.

Solution (Second Inverter Stage) Since the two stages of the CMOS circuit of Figure 24.19b should have the same response as the inverter of Example

FIGURE 24.19 Five-input Complex CMOS OR-AND-invert/OR-AND Gate of Examples 24.4 and 24.5: (a) Block

diagram representing NANDing of sub-logic sections

3

23.2, the inverter stage PMOS and NMOS have charmel W/L ratios given by

 $\frac{W_{\rm Pl}}{L_{\rm Pl}} = \frac{10\mu m}{2 \ \mu m}$

and

 $\frac{W_{NI}}{L_{NI}} = \frac{4 \mu m}{2 \mu m}$

Solution (NMOS W_N/L_N Ratios of Multi-input Stage) For the initial multi-input stage, all output

395




FIGURE 24.20 Six-input Complex CMOS AND-OR-invert Gate of Examples 24.6 and 24.7; (a) Circuit schematic

pull-down paths to ground are through three NMOS transistors. The $W_{\rm N}/L_{\rm N}$ ratios should therefore be three times that of N₁ or

$$\frac{W_N}{L_N}$$
 (A, B, C, D, E) = $3 \times \frac{W_N}{L_N t}$
= $3 \times \frac{4 \mu m}{2 \mu m} = \frac{12 \mu m}{2 \mu m}$

Solution (PMOS, W_r/L_P Ratios of Multi-Input Stage) Three output pull-up paths to $V_{\rm DO}$ are available. Two of the paths are through two PMOS transistors, P_{A} and P_{B} or P_{C} and $P_{\text{D}}.$ Thus, the PMOS transistors $P_{A_{\nu}}$ $P_{B_{\nu}}$ $P_{C_{\nu}}$ and P_{D} should have W_P/L_P ratios twice that of P_I or

$$\frac{W_P}{L_P}$$
 (A, B, C, D) = 2 × $\frac{W_{PI}}{L_{PI}}$
= 2 × $\frac{10 \ \mu m}{2 \ \mu m}$ = $\frac{20 \ \mu m}{2 \ \mu m}$

The third output pull-up path to $V_{\rm DD}$ is through the single transistor $P_{\rm B}.$ The $W_{\rm P}/L_{\rm P}$ ratio need only be that of P1 and thus

$$\frac{W_{PE}}{L_{PE}} = \frac{W_{PI}}{L_{PI}} = \frac{10 \ \mu m}{2 \ \mu m}$$

The following two examples demonstrate the design of a complex CMOS AND-OR-invert logic gate. The channel width/length ratios are calculated in the secondary example.

Example 24.6 Complex CMOS AND-OR-Invert Logic Gate

What complex logic function is performed by the sixinput CMÖS logic gate of Figure 24.20a?




FIGURE 24.20 (continued) (b) Block diagram, (c) Logic schematic

AND Nr. The block representing the pull-down of $N_{A^\prime}\,N_{B^\prime}$ and N_{G^\prime} (2) through N_{D^\prime} and (3) through N_E icated to each NMOS pull-down path. As noted in Inus, the blocks representing the first and third pulldown path are labeled N_A AND N_B AND N_C and N_E Solution (Block Diagram, NMOS Pull-Down down paths to ground exist as follows: (1) through and N_F. Figure 24.20b shows a block diagram of this complex CMOS logic gate with a separate block dedthis and previous sections, series connection of NMOS devices performs an ANDing of signals. Sections) Examining the complex CMOS logic gate of Figure 24.20a it is seen that three output pullthe single transistor is labeled N_D

down path. The block diagram of Figure 24.20b also includes blocks representing each PMOS pull-up stage. Since parallel combinations of P-channel (I) P_A , P_B , and P_{C^j} (2) P_{D^j} and $\bar{(3)}$ P_E and P_F . The tions) Further examining Figure 24.20a, note the spond to the N-channel MOSFETs of each pull-P-channel MOSFETs of each pull-up stage corre-Solution (Block Diagram, PMOS Pull-Up Sec-PMOS output pull-up path to $V_{
m DD}$ is in three stages:

MOSFETs represent ANDing of signals, the block of Figure 24.20b representing the PMOS pull-up stage est to the output is labeled Pe AND Pp. The block representing the single transistor pull-up stage is laclosest to VDD is labeled PA AND PB AND PC. Similarly, the block representing the pull-up stage closbeled Pp.

block diagram of Figure 24.20b, the pull-down paths are in parallel and a corresponding PMOS pull-up logic sections. Since each section is either an ANDing Solution (NORing of ANDing) Examining the stage is present in a series pull-up. Corresponding blocks in the pull-down and pull-up paths perform the same logic function. Hence, the logic gate of Figure 24.20a performs a NORing of the individual subor a single signal, this gate performs the logic func-

$$F = (A \text{ AND B AND C}) \text{ NOR D NOR } (E \text{ AND F})$$

= NOT[(A AND B AND C) OR D OR (E AND F)]
= $\overline{ABC + D + EF}$

Figure 24.20c shows the symbolic representation of this logic function. Constructing a truth table for all

and corresponding outputs would provide complete combinations ($2^6 = 64$) of low and high input states confirmation of the logic gate output function.

Example 24.7 Complex CMOS Logic Gate Channel Width/Length Ratios

inverting stages should have the VTC and transient (figure 24.20a). Both the multi-input and cascaded Calculate the channel width/length W/L ratios for all MOSFETs in the logic gate of the previous example response of the CMOS inverter in Example 23.2.

 W_N/L_N ratios three times that of the NMOS device The first pull-down path is through the three NIMOS transistors $N_{A_{\nu}}$ $N_{B_{\nu}}$ and N_{c} The N-channel MOSFETs $N_{A_{\nu}}$ $N_{B_{\nu}}$ and N_{c} should therefore have Solution (NMOS W_N/L_N Ratios) The channel CMOS inverter in Example 23.2 was found to be $W_{NI}/L_{NI} = 4 \mu m/2 \mu m$. The complex CMOS logic gate of Figure 24.20a has three NMOS pull-down paths. width/length ratio for the NMOS transistor of the in Example 23.2:

$$\frac{W_N}{L_N}$$
 (A, B, C) = 3 × $\frac{W_{Nu}}{L_{Nr}}$
= 3 × $\frac{4}{2} \frac{\mu m}{\mu m} = \frac{12}{2} \frac{\mu m}{\mu m}$

Since N_D is a single transistor pull-down path, the W_N/L_N ratio is the same as that in the inverter of Example 23.2 given by

$$\frac{W_{\rm ND}}{L_{\rm ND}} = \frac{W_{\rm NJ}}{L_{\rm NJ}} = \frac{4 \ \mu m}{2 \ \mu m}$$

The third pull-down path consists of the two NMOS transistors $N_{\rm E}$ and $N_{\rm F}$ The W_N/L_N ratio for $N_{\rm E}$ and N_F should therefore be twice that of the Example 23.2 inverter and thus

$$\frac{W_N}{L_N}(E, F) = 2 \times \frac{W_{NI}}{L_{NI}}$$
$$= 2 \times \frac{4 \mu n}{2 \mu n} = \frac{8 \mu m}{2 \mu n}$$

PMOS devices in the complex CMOS logic gate of Figure 24.20a should have channel Welle ratios three times that of the inverter in Example 23.2 and Solution (PMOS W_p/L_p Ratios) The channel width/length ratio for the PMOS transistor of the CMOS inverter in Example 23.2 was found to be $W_{\rm Pl}/L_{\rm Pl}=10\mu{\rm m}/2\mu{\rm m}$. Examining Figure 24.20a, all output pull-up paths to VDD are through a series combination of three P-channel MOSFETs. Thus, all

$$\frac{W_P}{L_P}$$
 (A, B, C, D, E, F) = 3 × $\frac{W_{Pl}}{L_{Pl}}$
= 3 × $\frac{10 \ \mu m}{2 \ \mu m} = \frac{30 \ \mu m}{2 \ \mu m}$

CMOS logic gates can be even more complex than those shown previously. The following example describes a more complex gate.

Example 24.8 Super Complex CMOS Logic Gate

input complex CMOS logic gate shown in Figure Determine the logic function performed by the eight-

the N_b, N_b, N_O and N_D configurations, and (2) through the N_b, N_O, and N_H configurations. Also, the PMOS output pull-up path to $V_{\rm pp}$ is in two major sections: (1) through the P_{A} P_{B} P_{C} and P_{D} configurations, and (2) through the P.P. P.G. and P_H configurations. The block diagram of Figure 24.21b illustrates this configuration. Parallel configtions of pull-up sections imply an overall NORing of urations of pull-down paths and series configura-Solution (Block Diagram) Examining the logic gate of Figure 24.21a, note that two NMOS output pull-down paths to ground are present: (1) through the sub-logic sections.

tors N_{A} and N_{B} are in series, realizing the NMOS Solution (Left Pull-Down Path) The NMOS pull-down path in Figure 24.21a consisting of $N_{\textrm{\tiny N}}$ pull-down logic A AND B. The series NA-NB $N_{\rm b}$ $N_{\rm c}$ and $N_{\rm D}$ will be considered first. The transis-

noting an ANDing. The NA, NB, NC, and ND NMOS section thus realizes the NMOS pull-down logic I(A MOSFETs are in parallel with $N_{\rm O}$ thus achieving the logic (A AND B) OR C. Finally, the $\rm N_A\text{-}N_B\text{-}N_C$ configuration is in series with the NMOS device $N_{
m D}$ de-AND B) OR CI AND D.

up section should therefore realize the same logic up section closest to $\ensuremath{V_{\mathrm{DD}}}$ are connected to the $\ensuremath{N^{-}}$ channel MOSFETs of the NMOS pull-down path on the left side of the gate schematic. This PMOS pullnel MOSFETs in Figure 24.21a for the PMOS pull-Solution (Upper Pull-Up Section) The P-chancalculated in the previous solution sub-section.

The PMOS devices PA and PB are in parallel and

alize the same logic [(A AND B) OR C] AND D performed by the corresponding NMOS pull-down therefore perform the logic A AND B. The parallel P_A-P_B section is in series with P_C achieving the logic ration is in parallel with the P-channel MOSFET Po-Thus, the top PMOS pull-up section does indeed re-[(A AND B) OR C]. Finally, the PA-PB-Pc configupath.

 $N_{G'}$ and N_H is made up of two parallel N-channel uration realizes the logic (E OR F) AND (G Solution (Right Pull-Down Path) The NMOS pull-down path of Figure 24.21a including $N_{\rm E^{\prime}}$ $N_{\rm F^{\prime}}$ MOSFET sections in series. This NMOS config-OR H).





FIGURE 24.21 Eight-input Super-Complex CMOS Logic Gate of Example 24.8: (a) Circuit schematic

399

398



5

FIGURE 24.21 (continued) (b) First level block diagram: NORing. (c) Logic schematic

pull-up section consisting of $P_{\rm e}$, $P_{\rm p}$, $P_{\rm cr}$ and $P_{\rm H}$ is a parallel combination of series P-channel MOSFEIs. This realizes the same logic (E OR F) AND (G OR Solution (Lower Pull-Up Section) The PMOS H) performed by the corresponding NMOS pulldown path.

PMOS pull-up sections realize the same logic as the complementing NMOS pull-down paths. Since the NMÓS pull-down paths and PMOS pull-up sections are in an overall NORing configuration, the logic Solution (NORing of Sub-Logic Sections) The previous solution sub-sections showed that the two function provided by the complex CMOS logic gate of Figure 24.21 is

- NOR [(E OR F) AND (G OR H)] $F = \{[(A \ AND \ B] \ OR \ C)] \ AND \ D\}$
- $= NOT(([(A\ AND\ B]\ OR\ C)]\ AND\ D)$ OR [(E OR F) AND (G OR H)])

= (AB + C)D + (E + F)(G + H)

This logic function is shown symbolically in Figure responding outputs would prove a formidable task but would also provide complete verification of this 24.21c. Constructing a truth table for all $(2^8 = 256)$ combinations of low and high inputs and their corlogic expression.

Tips, Tricks, and Gimmicks 8

De Morgan's theorems will be needed in the following section. They can be stated simply as De Morgan's Theorems

De Morgan's NOR Theorem:

W + Y = WY

De Morgan's NAND Theorem:

 $\overline{WY} = \overline{W} + \overline{Y}$




FIGURE 24.22 XOR Gate: (a) CMOS two-stage combinational logic realization, (b) Logic embodiment, (c) Circuit symbol

24.6 CMOS XOR/XNOR GATES Two Stage Circuit

CMOS gate shown in Figure 24.22a. The two stages B) and a three-input CMOS AOI performing ilar to the NMOS XOR gate discussed in section 22.5. national logic realization results in the two stage of this circuit are a two-input CMOS NOR gate Exclusive OR (XOR) and exclusive NOR (XNOR) The design of a CMOS XOR gate through combigates can not be constructed in any clever way sim-

the logic function AB C. The logic output A B of the first stage is fed into the C input of the AOI giving an output logic function

$$F = AB + A + B$$

The logic circuit is shown symbolically in Figure 24.22b. To show that this is in fact the XÖR function, we apply De Morgan's NOR theorem to the $\overline{A}+\overline{B}$ term to obtain

$$F = \overline{AB + \overline{A} \, \overline{B}} = A \text{ XOR B}$$