Qu is an SATURATION made since:


bro

d) VINIESV, VINZESV: Both BI and Or one in SATURATION made.

VINI (V)	VN2(V)	Vor (V)
0	0	5
0	5	5
5	0	5
5	5	0.4

iii. a) First consider the low output cause, namely both Q1 Y Q2 are in saturation mode. Therefore, Yout = 0.14 Y and all the transisters of the following stopes connected to Your terminal are Cut off. Since these transisters require no have current from the previous stope, there exists no limitation for the number of NANO gates that can be driven by a NANO gate.

is cut off. Base current of following stapes is supplied by IRC. If N is the number of NAND gates driven by the first stape NAND gate then,



To pet the for-out , one must maximize Iec and minimize Is. So we need to express Iec and Is explicitly:

Only adjustable parameter in the above expressions is Voir. Voir must be set to its lowest possible value in order to obtain a maximum Ize and a minimum. In For proper operation of lopic potes following condition must be satisfied:

NOUT & VIM


where In it the high level input voltage and can be calculated by considers
the transister and to be in SATURATION and the transister B3 to be
in the edge of socuration region:

First colculate base and collector currents
of transistars 03804

$$\frac{7}{84} = \frac{5 - 0.8 - 0.2}{3 \, \text{k}} = \frac{1}{32} = \frac{1}{33} = \frac{1}{33} = \frac{1}{33} = \frac{1}{33} = \frac{1}{31} = \frac{$$

To make the formout maximum, your must be equal to its lowest possible value:

Moximum for-out is 11.



1. * VINA = VINB = OV

Diode DA and Da are OFF. On in cur off Therefore, Vour = Vac = 5 V

3 VINA = O VINB: SY

DA 11 OFF , DB 11 ON

Go is in SATURATION mode. Therefore

VOUT = VCECIATI = 0.2 V

3 VINA : 5 V VING = 0 Y DA is ON Dois OFF

O. 7, in SATURATION mode

Therefore / Vour = VCR(SAT) = 0.2V

9 VINA = VING = + 5 V DA and DB are both ON. Oo to in SATURATION mode Vour = VCECIATIE 0.2V

VINA(V)	(NOW)	Nort (A)
0	0	5
0	5	0.2
5		0.2
5	5	0-2
· ·		A programme and the second sec

If lopic 0 is represented by 01 and lopic & is represented by it V, then this pate is a Moegate.

I D VIN = OV dioder DAY PB are OFF and Qo is CUT OFF since

VIN L VOION), VIN LYBELFAI

For this case the output waltage is

VOUT = VOH = Vec - Pex Ire = Vec = 5V , xne Ire = 0

2) When VIN is increased to

VIN = VIL = VOCON) + VBECFA) = 0.7 + 0.7 = 1.4 V

Roth diodes DAY DB are ON, and Qo just enters FORWARD ACTIVE region from cut OFF. The output voltage expression as a function of Vin is as follows

3) As VIN is increased to VIH , Os just enters SATURATION region from FORWARD ACTIVE region. For this case the outpt voltage is as follows:

How, colculate Vit:


Since Go is at the edge of saturation also we concellate Is and Ic to

A : Qo is CUTOFF

B = Qo is in FA

C = Oo is in SATURATION

D: Go is at the edge of SATURATION




VIL=1.4 V VIH=1.632 V VOL=0.2 V VOH=5 V High noise marpin is or follows:

VNMH = VOH - VIH = 5 - 1.692 = 3.308

The law noise marpin is as follows:

VNML = VIL - VOL = 1.4 - 0.2 = 1.2 V



- on) First consider the low output case, normaly your = 02 V, for this case of dioder (Dui) of the following stape are OFF and also Qui ore cut off. Since transisters of the following stapes require no current there is no limitation for the number of stopes that can be connected.
- b) Now consider the high output case, nonely at least one of DA or DB is ON. Similar to 91 part iii, all the base currents of the transisters of the fellowing stape is supplied by IRL. Let N be the number of stages to be connected to the original DTL circuit. Then,

IRC and Io can be expressed as fellows

for proper operation of logic potes the following relation must be solisfied VOUT & VIH

To maximize the number of stopes to be connected to the original DTL circuit Vour must be equal to MH. How I can be colculated as j

$$N = \frac{T_{2C}}{T_{B}} = \frac{R_{B}}{R_{C}} \frac{V_{CC} - V_{OLON)} - V_{3RCIAT}}{V_{OLON)} - V_{3RCIAT}}$$

$$= \frac{R_{B}}{R_{C}} \frac{V_{CC} - V_{IH}}{V_{IH} - V_{DION}} - V_{3RCIAT}$$

$$= \frac{81L}{21L} \frac{5 - 1.692}{11.692 - 0.7 - 0.8}$$

$$= \frac{4.3.308}{0.192} = 68.91$$

For-out is 68 for this DTL gate