RS Flip-Flop to CMOS gates.

PM652 and PM652 OFF are always oN. ON OFF I,=0,1=0 In=0,1/2=0

"1" = VDD high-inlued logic.

2): When both inputs ore "0", R=S=O; there exists a third possible operating point which is NMOS transisters is SAT and PMOS in LINEAR. Since Vq=Vo (from symmetry), for this case and thin Vg=Vo (Isothing)

I\_1 = K [V\_Q - 1] = K [4(5-V\_Q) - (5-V\_Q)] - V\_Q = 1+2√2

[NMOSs: SAT) (PMOSy: Linear). This corresponds to unstable equilibrium