

★ Digital Design Basics

Menduhu ASCAN
Cep 2010

- (ex) 3 students are planning to go to a movie. Students are voting on going to a movie or not, and if the majority agrees to go to a movie, all of them'll go to that movie

$$\text{Students} = \{G, M, S\}$$

G	M	S	Decision
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	1
1	1	0	1
1	1	1	1

1: Yes 0: No

Decision:

$$WNS = WS \xrightarrow{\text{Mary \& Sue}}$$

$$WUS = W+S \xrightarrow{\text{Mary or Sue}}$$

Decision =

$$\bar{G}WS + G\bar{W}S + GWS + GS$$

$$(A+B)(C+C') = AC + BC$$

$$G\bar{W}(S+S') = GS$$

$$= \bar{G}WS + G\bar{W}S + GS$$

$$(G\bar{W} + G\bar{W})(S+GS)$$

$$G(\bar{W}+W)(S+GS) = G(S+GS)$$


$$G(S+GS) = GS + GWS$$

$$= \bar{G}WS + GS + GWS$$


$$\text{Decision} : \underbrace{\bar{G}_{MS} + GS + GM}_{GS + MS}$$

$$= GS + MS + GM$$

If any two says 'Yes', decision is 'Yes'.



IDEAL DIODES



$$-10 + 10 + 0 = 0 \quad \checkmark \text{ (KVL)}$$


$$\checkmark \text{ (KCL)}$$

Ideal Diode:



✓ Two States

- ↳ Conducting (Diode is ON) $\rightarrow I_D > 0$
- ↳ Cut-off (Diode is OFF) $\rightarrow I_D = 0$


ON State:



OFF State:




Practical Diode.



Ideal Diode



Kotot
I-V characteristics
origine före symmetri sladdigt
lägg lasttillförsel för innehåll



PN junction diode




DIODE CIRCUITS

Methods of Analysis:


- ① State Guessing (ON / OFF)
- ② Graphical.

1. State Guessing

Ideal Diode Model:



(ex)




Note Guessing:

1. Make an assumption about diode states
2. Replace the model of diode according to the assumption in ①
3. Solve resistive circuit formed at ②
4. Check constraints / conditions for the assumption is satisfied or not.
5. If NOT satisfied → Repeat 1-5
satisfied → Done

① D_1 : OFF

D_2 : OFF



$$-5 + V_{D1} - 2V = 0$$

$$-10 - (-2) = -8V$$


$$V_{D1} = 7V \quad X$$

$$V_{D2} = -8V \quad \checkmark$$

V_{D1} is NOT satisfied.

$V_{D2} < 0$


② D_1 : ON



$$I_{D2} = -15mA ; I_{D1} = 22mA$$

$I_{D2} > 0$ NOT satisfied


③ $D_1: ON$
 $D_2: OFF$



$$I_{D_1} = 7 \text{ mA} \quad ; \quad V_{D_2} = -10 - 5 = -15 \text{ V}$$

✓ ✓


Graphical Method for Analysis:





$$I_L = \frac{V_{TH}}{R_{TH} + R_L}$$


$$\begin{aligned} ① \quad & -V_L + R_{TH} \cdot (-I_L) + V_{TH} = 0 \quad (\text{KVL } ①) \rightarrow V_L = V_{TH} - R_{TH} I_L \\ ② \quad & +V_L + R_L \cdot (-I_L) = 0 \quad (\text{KVL } ②) \\ & \quad ? \quad ? \end{aligned}$$

$$V_L = R_L \cdot I_L$$




$$V_L > 0$$





Series & Parallel Combinations of Circuit Components


Series:



$$\left. \begin{array}{l} I_1 = I_2 = I \\ V = V_1 + V_2 \end{array} \right\} \text{Due to Series connection}$$


$$V = f_1(I_1) + f_2(I_2)$$

$$V = f_1(I) + f_2(I)$$



$f_1(I) + f_2(I)$ } I-V characteristic of combined component

Parallel:







$$V_1 = V_2 = V$$

$$I = i_1 + i_2$$



$$= f_1(v_1) + f_2(v_2)$$

$$\boxed{I = f_1(v) + f_2(v)}$$







$I_1 // I_2 // I_3$ (I_2, V_{R2})





- i 2's cha.




- i 3'nd cha.






$$-V_{TH} + R_{TH} \cdot I + V = 0$$


$$(V = V_{TH} - R_{TH} \cdot I)$$



$(V_{TH} < 0)$




(ex)



FINANSBANK

Find v .
 State Guessing
 Graphical Method

Let's find Thévenin eq of left hand side of "v" branch.




$$\cancel{OC \text{ Voltage}} - 10ix + 5(ix-2) + 10ix + 20ix = 0$$

$$25ix = 10 \quad ix = \frac{2}{5} = 0.4 \text{ A}$$

$$V_{oc} = 20ix = 20 \cdot \frac{2}{5} = 8 \text{ V}$$


SC Current





$$R_{TH} = \frac{V_T}{I_{sc}} = 4 \Omega$$

$$- 10ix + 5(ix+2) + 10ix = 0$$

$$\cancel{I_{sc} = 2 \text{ A}} \quad ix = i_{sc} = 2 \text{ A}$$







Graphical Method:





— : combination of three components

✓ Diode does not allow a negative current.



-: combination 1-2 ✓




$$-8 + 4 \cdot i_{NL} + V_{NL} = 0$$

$$i_{NL} = 2 - \frac{V_{NL}}{4}$$


KVL constraint

(ex)




5.03.2010

Then find (1)







i.D (2)
ideal diode

(1)




(2)



- : // combination

Diode Applications:

① Half-Wave Rectifier:




$$V_{out}(t) = \begin{cases} V_h(t) & V_{in}(t) > 0 \\ 0 & V_{in}(t) < 0 \end{cases}$$


Check: $V_{in}(t) = A$

① $A > 0$, Diode ON, $V_{out}(t) = V_{in}(t)$

② $A < 0$, Diode OFF, $V_{out}(t) = 0$




Not Ideal




ON \rightarrow $i_D > 0$

OFF \rightarrow $V_D < 0$




-: this model

② Full-Wave Rectifier



Diodes are ideal


$$V_{out}(t) = |V_{in}(t)|$$



Check:

$$V_s(t) = A$$

$$\textcircled{1} \quad A > 0$$



$$V_{x_1} = V_{x_2} = -A \quad \text{OFF}$$


$$V_{out}(t) = A$$

$$-\vdash V_{out}(t)$$

$$\vdash: \text{not-ideal model}$$

$$V_{out}(t)$$

$$\textcircled{2} \quad A < 0$$




$$V_{out} = i'R$$

$$= -A$$


$$i' = -i \quad (i' > 0)$$

NOTE


Full-Wave Rectifiers are used to generate a non-zero DC bias.




③ Clampers



$$RC \gg T/2$$



Assume: $v_{in}(t) = A$



Claim: Diode is ON., $v_{out}(t) = 0$ V;

$$v_{cap}(t) = A \text{ V}$$

As soon as $v_m(t) = A \rightarrow$ Diode ON


$$v_{out}(t) = 0$$

$$v_{cap}(t) = A$$


Assume : $v_{in}(t) = -A$

$$t = T/2$$

$$v_m(T/2) = -A$$



$$v_{cap}(T/2^-) = A \rightarrow v_{cap}(T/2^+) = A$$



$$v_{cap}(T/2^+) = A$$


$$v_{cap}(t) = ? \quad t > T/2 \quad \frac{(t-T/2)}{RC}$$

$$\rightarrow v_{cap}(t) = v_{final} + (v_{initial} - v_{final}) e^{-\frac{(t-T/2)}{RC}}, \quad t > T/2$$


For DC inputs

$$= -A + A e^{-\frac{(t-T/2)}{RC}} = -A + A$$

$$= -A + 2A \cdot e^{-\frac{(t-T/2)}{RC}} = A(-1 + 2 \cdot e^{-\frac{(t-T/2)}{RC}}) \quad t > T/2$$




$$v_{out}(t) = v_m(t) - v_{cap}(t) = -2A \cdot e^{-\frac{(t-T/2)}{RC}} \quad t > T/2$$



10.03.2010

Diode AND / OR Gates:


AND



A	B	D _A , D _B	Out
High	High	OFF, OFF	High (V _{cc})
High	Low	OFF, ON	Low ($V_{IN} + V_{D(\text{on})}$)
Low	High	ON, OFF	Low
Low	Low	ON, ON	Low


$V_{IN,A}$	$V_{IN,B}$	V_{out}
V_{cc}	V_{cc}	V_{cc}
V_{cc}	0	0.7
0	V_{cc}	0.7
0	0	0.7

$$V_{D(ON)} = 0.7 \text{ V}$$




- Voltage level for low logic level increases as the number of cascades increases.

OR



$V_{IN,A}$	$V_{IN,B}$	V_{out}
0	0	0
V_{cc}	0	$V_{cc} - V_{D(ON)}$
0	V_{cc}	$V_{cc} - V_{D(ON)}$
V_{cc}	V_{cc}	$V_{cc} - V_{D(ON)}$





***FINANSBANK**

V_{CC}: Collector Voltage

external power supply voltage

Level Shifted AND / OR Gates




V_{CC}: Positive value (5V)


V_{EE}: Positive value (5V)

① Assume V_{IN} is sufficiently high.

→ D_A, D_B : OFF



$$\rightarrow I = \frac{V_{CC} - (-V_{EE}) - V_{D(ON)}}{R_H + R_L}$$




$$V_{OUT} = V_{CC} - R_H \cdot I - V_{D(ON)}$$

$$V_{OUT} = V_{CC} - \frac{R_H}{R_H + R_L} (V_{CC} + V_{EE} - V_{D(ON)}) - V_{D(ON)}$$

$$V_{OUT} = V_{OH}$$

$$V_{OUT} = V_{OH}$$

② When V_{IN} is low enough D_A, D_B will turn-ON and then we have




$$V_{OUT} = V_{IN} + V_{D(ON)} - V_{D(ON)}$$

$$V_{OUT} = V_{IN}$$

③ When V_{IN} is very much low so that D_L can not be ON.


Remember for D_L to be ON , check $I_{DL} > 0$ tws.



$$I_{DL} = \frac{V_{out} - (-V_{EE})}{R_L} = \frac{V_{out} + V_{EE}}{R_L}$$

✓ Then for the D_L diode to be ON $I_{DL} > 0$
 $\Rightarrow V_{out} > -V_{EE}$


Then when we reduce V_{IN} below $-V_{EE}$ $\rightarrow D_L = OFF$





$$V_{out} = -V_{EE}$$

(ex)

$$\left. \begin{array}{l} V_{CC} = 4V \\ -V_{EE} = -4V \\ V_{OL(ON)} = 0.7V \\ R_H = 1k\Omega \\ R_L = 20k\Omega \end{array} \right\} \left. \begin{array}{l} V_{OL} = -4V \\ V_{OH} = 2.95V \end{array} \right.$$



OR



$$V_{OH} = V_{CC}$$


$$V_{OL} = -V_{EE} + \frac{R_L}{R_H + R_L} (V_{CC} + V_{EE} - V_{D(ON)})$$

$$+ V_{D(ON)}$$

Bipolar Junction Transistors : (BJT)


12.03.2010

* FINANSBANK




Applications

- ① Amplifier
- ② Switch



P_{BE}	D_{BC}	Transistor Diode (Mode)
OFF	OFF	OFF
ON	OFF	FA (Forward Active)
OFF	ON	RA (Reverse Active)
ON	ON	SAT (Saturation)

OFF Mode :



Conditions:


$$① V_{BE} < V_{BE(\text{ON})}$$

$$② V_{BC} < V_{BC(\text{ON})}$$


$$V_{BE} = V_B - V_E$$

$V_{BE(\text{ON})}$: Turn-on voltage for BE junction.

(ex)



$$V_{BE(\text{ON})} = V_{BC(\text{ON})} = 0.7 \text{ V},$$



$$\Rightarrow V_B = 0.5 - 0 = 0.5 \text{ V},$$

$$V_E = 0 \text{ V},$$


$$V_C = 5 \text{ V},$$

$$V_{BE} = 0.5 \text{ V} < V_{BE(\text{ON})} \quad \checkmark \quad \left. \begin{array}{l} \text{OFF} \\ \text{assumption} \\ \text{is} \\ \text{correct!} \end{array} \right\}$$

$$V_{BC} = 0.5 - 5 = -4.5 < V_{BC(\text{ON})} \quad \checkmark$$

If $0.5 \text{ V} \Rightarrow$ was $2 \text{ V} \Rightarrow V_{BE}$ wouldn't be satisfied.

Forward Active:




B_{FA} : current amplification factor. ($B_{FA} \approx 100$)

Conditions:


- ① $I_B > 0$
- ② $V_{BE} < V_{BE(ON)}$

(ex)



$$B_{FA} = 100;$$

$$V_{BE(ON)} = V_{BC(ON)} = 0.7V;$$




Let's check FA conditions:

$$\textcircled{1} \quad I_B > 0 \quad \checkmark$$

$$\textcircled{2} \quad V_{BC} < V_{BC(\text{on})}$$

$$4 - 5.3 = -1.3 < 0.7 \quad \checkmark$$

(ex)




$$V_{oc} = \frac{15}{150k} \cdot 90k = 9V$$

$$R_{TH} = 90 // 100 = 90 \cdot \frac{2}{3} = 33.3 \text{ k}\Omega$$

30.3
33.3

FA Assumption



KVL:

$$-5 + (33.3) i_B + 0.7 + (101) 3 i_B = 0$$

$$i_B = \frac{(336.3)}{4.3} \text{ mA}$$

$$i_B = 0.0128 \text{ mA} = 12.8 \mu\text{A}$$

Check FA conditions:

$$\textcircled{1} \quad i_B > 0 \quad \checkmark$$

$$\textcircled{2} \quad V_{BC} < V_{BC(\text{on})}$$

→

$$② V_B = 5 - (33.3) i_B \quad (mA)$$

$$V_B = 4.03 \text{ V};$$


$$V_C = 15 - (5) \cdot (100 i_B) \quad (mA)$$

$$V_C = 8.6 \text{ V};$$

$$V_{BC} = 4.03 - 8.6 = -4.57 \text{ V} < V_{BC(\text{ON})}$$

✓ FA assumption is TRUE.

(ex)



Transistor has a high B_{FA} . Find the max. value for V_B s.t transistor is in FA.

$$I_E = \frac{V_B - 0.7}{1k} = (V_B - 0.7) \text{ mA}$$

$$I_B = \frac{I_E}{B_{FA} + 1} = \frac{(V_B - 0.7)}{B_{FA} + 1} \text{ mA} \rightsquigarrow \text{For FA}$$

$$\text{① } i_B > 0 \rightarrow [V_B > 0.7 \text{ V}]$$

$$V_{BC} = V_B - (9 - I_C \cdot 1k)$$


$$= V_B - 9 + B_{FA} \cdot \frac{I_E}{B_{FA} + 1}$$

$$= V_B - 9 + V_B - 0.7 \quad (\text{since } B_{FA} \text{ is high})$$

$$= 2V_B - 9.7$$

$$V_{BC} < V_{BC(\text{ON})} \rightarrow [V_B < 5.2]$$

(ex)




Find V_c ($B_{FA} = 100$)


Ques
3

17.03.2010

Saturation Mode: (SAT)




(n-p-n)



(I)

(II)



Conditions:

$$\textcircled{1} \quad B_{FA} I_B > I_C$$

$$\textcircled{2} \quad I_B > 0$$


$$V_{CE(SAT)} = V_c(SAT) - V_E(SAT)$$

$$= V_{BE(SAT)} - V_{BC(SAT)}$$

$$= V_B^{SAT} - V_E^{SAT} - V_B^{SAT} + V_C^{SAT}$$

$$= V_C^{SAT} - V_E^{SAT}$$

ex



Check conditions:

- ① $I_B > 0$ ✓
- ② $\beta_F I_B > I_C$ ✓
50 0.6 < 0.97

$$G = \frac{\beta_F I_B}{I_C} > 1 \quad \text{for SAT}$$

↑ Depth of saturation

$$G = \frac{30}{0.97} = 30 \quad \vartheta$$

$V_{BE(\text{SAT})} = 0.8 \text{ V}$


$V_{CE(\text{SAT})} = 0.2 \text{ V}$

$V_{BE(\text{ON})} = 0.7 \text{ V}$

$V_{BC(\text{ON})} = 0.7 \text{ V}$


$\beta_F = 50$

(ex)



Find the range for R_B
such that Q is in SAT

(SAT) ↗



$$I_C = 0.8 \text{ mA}$$

$$I_B = \frac{5 - 0.8}{R_B}$$


check cond.

$$\textcircled{1} \quad I_B > 0 \rightarrow R_B > 0$$



$$\textcircled{2} \quad B_F I_B > I_C \rightarrow \frac{50(5 - 0.8)}{R_B} > 0.8 \text{ mA}$$

$$R_B < \frac{50(5 - 0.8)}{0.8 \text{ mA}} = 21.4 \text{ k}\Omega$$

(ex)



Find R_B such that Q is in SAT.




conditions.

$$\textcircled{1} \quad I_B > 0 \rightarrow R_B > 0$$

$$\textcircled{2} \quad \beta_F I_B > I_C \rightarrow \beta_F I_B > 0 \rightarrow I_B > 0$$

Any positive R_B (any R_B) moves the θ_3 into SAT region.


exercise SOLUTION:



$$0 = \frac{10 - V_C}{10} + \frac{V_C + 0.6}{10} + \frac{V_C}{10} - \frac{V_C + 0.6}{10}$$

$$V_C = 5.1$$

(ex)



$$\beta_F = 99$$

$$V_{BE(ON)} = V_{BC(ON)}$$


$$= 0.7 \text{ V}$$

$$V_{CE(SAT)} = 0.2 \text{ V}$$

$$V_{BE(SAT)} = 0.8 \text{ V}$$

$$\boxed{V_{out} = V_{C_2}}$$

① $Q_1 : FA, Q_2 : OFF$



$$KVL \text{ in } \odot: -3 + 100I_{B1} + 0.7 + 100I_{B1} \cdot 1 = 0$$

$$I_{B1} = \frac{2.3}{200} = 11.5 \mu\text{A}$$

check assumptions

Q_1 for FA:

① $V_{BC_1} < 0.7$

$$V_{BC_1} = 3 - I_{B1} \cdot 100k$$

$$= 3 - 1.15 = 1.85 \text{ V}$$

$$V_C = 5 - 99I_{B1} \cdot 1k$$

$$= 3.87 \text{ V}$$

→

$$V_{B1} - V_{C1} = -2.02 \text{ V}$$

Q₂ : OFF ?


- ① $V_{BE2} < 0.7$
- ② $V_{BC2} < 0.7$

1. $V_{B2} = 100I_{B1} \cdot 1K$ $V_{E2} = 0V$
 $= 1.15 \text{ V}$

$$V_{BE2} = 1.15 - 0 = 1.15 \text{ V} \quad X \not< 0.7$$

not satisfied ?

② Q₁ : FA , Q₂ : SAT



$$\text{KCL at } e : 100I_{B1} = \frac{e}{1K} + \frac{e - 0.8}{100K}$$

$$I_{B1} = \frac{3 - (e + 0.7)}{100K}$$

$$\frac{3 - (e + 0.7)}{1K} = \frac{e}{1K} + \frac{e - 0.8}{100K}$$

$$2.308 = 2.01e$$

$e = 1.148 \text{ V}$

$$I_{B1} = \frac{3 - (1.148 + 0.7)}{100} \text{ mA}$$

$$I_{B1} = 11.52 \mu\text{A}$$

$$I_{E1} = \underbrace{(B_E + 1)}_{100} I_{B1} \\ = 1.152 \text{ mA}$$

$$I_{C1} = I_{E1} = I_{B1} = B_F I_{B1} = 1.14 \text{ mA}$$

$$I_{B2} = \left(\frac{e - 0.8}{100} \right) \text{ mA} = 3.4 \mu\text{A}$$

$$I_{C2} = \left(\frac{\tau - 0.2}{1} \right) \text{ mA} = 4.8 \text{ mA}$$

Check conditions:

Q1: FA.

$$\textcircled{1} \quad V_{BC1} > 0.7 \quad \checkmark$$

$$V_{B1} = e + 0.7 = 1.848 \text{ V}$$

$$V_{C1} = \tau - 1K.99 I_{B1} = 3.86 \text{ V}$$

$$\left. \begin{array}{l} \\ V_{BC1} = - \end{array} \right\}$$

Q2: SAT


$$\textcircled{2} \quad I_{B2} > 0 \quad \checkmark$$

$$\textcircled{3} \quad B_F I_B > I_C$$

$$99 \cdot (3.4 \mu\text{A}) ? > 4.8 \text{ mA} \quad \times \text{ NOT SATISFIED}$$

(FA, SAT) is not the correct state pair.

③ Q_1 : FA , Q_2 : FA



KCL at e:

$$\frac{e}{1} + \frac{e - 0.7}{100k} - 100I_{B1} = 0$$

$$I_{B1} = \frac{3 - (e + 0.7)}{100k}$$

$$e = 1.147 \text{ V}$$

So, e is almost as in previous case

→ Then, Q_1 : FA assumption still holds.

Let's check Q_2 then:

Q_2 : FA

$$\textcircled{1} \quad V_{BC2} < ? \quad 0.7 \text{ V}$$

$$V_{B2} = 0.7 \text{ V}$$

$$V_{C2} = 5 - 99I_2 \cdot 1k$$

$$= 5 - 0.447 = 4.553 \text{ V}$$


V_{BC2} is negative < 0.7



Properties & Definitions for Digital I.C's

LOGIC GATES:

AND, OR, NAND, NOR, NOT, XOR



$\times 4$


A	B	Out
0	0	0
0	1	1
1	0	1
1	1	1

2^4
16 possible
output comb.

- ✓ Implement any logic function using { NOT, OR } or { NOT, AND }

GATES:

- ✓ Sequential Gates (with memory) [State Machine]
- ✓ Combinational Gates (without memory)


Positive Logic : 

High Voltage represents "1"
Low Voltage represents "0"


(Negative Logic : opposite Positive Logic)

We will be using Positive Logic.

Ideal Inverter :




Transient Characteristics



t_R, t_F : related to charging and discharging of capacitors in the system


t_D, t_S : related to charge removal at PN junctions.

Propagation Delay :



t_{PLH} : Propagation Delay for Low \rightarrow High transition.

Power Dissipation:



$I_{cc(OH)}$: Current supplied at OH (output high)

$I_{cc(OL)}$:

$$P_{cc}^{AVG} = V_{CC} \frac{(I_{cc(OH)} + I_{cc(OL)})}{2}$$


Relation Between Power Consumption & Transient Times:

Power \uparrow \longrightarrow Transient Times \downarrow
implies



Power \downarrow \longrightarrow Transient Times \uparrow

Power-Delay Product : multiplication of average power and fastest switching time.


Power-Delay product gives us some understanding on the technology and operation of logic gates.



Ideal Transfer Characteristic for Inverter

Review

BJT Inverter:




$$V_{BE(on)} = 0.7 \text{ V}$$

$$V_{CE(sat)} = 0.2 \text{ V}$$

$$V_{BE(sat)} = 0.8 \text{ V}$$

$$B_F = 100$$



① V_{IN} is small ($V_{IN} \approx 0$)

Not sufficient to turn Q on.

When $V_{IN} < V_{BE(on)} \rightarrow Q: OFF$

V_{cc}

V_{out}

$V_{out} = V_{cc}$

$V_{IN} \approx 0$

$V_{IN} < V_{BE(on)}$

② Transistor turns ON when $V_{IN} > V_{BE(ON)}$

Assume transistor is just ON.

→


$$V_{IN} = V_{BE(ON)}$$

then if V_{IN} is increased a little bit more

$$\rightarrow V_{IN} = V_{BE(ON)} + \epsilon \rightarrow (\epsilon > 0)$$

→ Q moves into FA mode.

Then in FA mode




$$V_{out} = V_{cc} - (B_F I_B) R_c; I_B = 0 \rightarrow V_{out} = V_{cc}$$

$$\frac{V_{IN} - V_{BE(ON)}}{R_B} \quad \begin{matrix} \uparrow \\ I_B > 0 \end{matrix} \rightarrow V_{out} \text{ decreasing} \\ \text{linearly wrt } I_B$$

③ Assume Input is large. So large that Q in SAT.

Assume SAT and find V_{IN} so that SAT mode is guaranteed.





$$I_B = \frac{V_{IN} - V_{BE(SAT)}}{R_B} \quad I_C = \frac{V_{cc} - V_{CE(SAT)}}{R_c}$$

Condition for SAT

$$\beta_F I_B > I_C \quad \text{or} \quad G = \frac{\beta_F I_B}{I_C} > 1$$


$$G = \frac{\frac{\beta_F}{R_B} (V_{IN} - V_{BE(SAT)})}{\frac{1}{R_c} (V_{cc} - V_{CE(SAT)})} \rightarrow G=1 \text{ Edge of Saturation}$$

Φ

$$G = 1 \rightarrow$$

$$V_{IN} = \frac{V_{cc} - V_{CE(SAT)}}{R_c} \cdot \frac{R_B}{\beta_F} + V_{BE(SAT)}$$

(ex)





$$\beta_F = 100$$

$$V_{BE(ON)} = 0.7 \text{ V};$$

$$V_{CE(SAT)} = 0.2 \text{ V}$$

$$V_{BE(SAT)} = 0.8 \text{ V}$$



Logic Levels & Voltage Levels for both inverters should be compatible.

As an example;

output of 1st inverter can be Low, and it should be interpreted as Low Logic by the input side of the 2nd inverter. That when $V_x < V_{IL}$; the 2nd inverter interprets V_x as Low Logic Level.

Then $V_x = V_{OL}$ at the output of 1st Inverter.

→ $V_{OL} < V_{IL}$

NML: Noise Margin Low

$$NML = V_{IL} - V_{OL}$$

Similarly:

High Logic
at V_x


$$V_x = \text{output}^1$$

$$V_{OH} > V_{IH}$$


for proper operation

$$NMH = V_{OH} - V_{IH}$$

Question again




Find V_{TC} , NMH , NML and average power consumption



$U_{TH} :$?

Assume $Q : SAT$



$$I_C = 4.8 \text{ mA}$$

$$\text{at the edge of saturation} \\ (6=1) \rightarrow B_F I_B = I_C$$

$$I_B = 4.8 \text{ mA} / 100$$

$$V_{IN} \left(\text{at SAT}_{\text{edge}} \right) = 0.8 + 9000 I_B^{\text{SAT edge}}$$

$$= 0.8 + 90.(4.8)$$

$$= 0.8 + 240 \text{ mV}$$

$$= 1.04 \text{ V},$$

$$N_{VH} = V_{OH} - V_{IH} = 5 - 1.04$$

$$= 3.06 \text{ V};$$

$$N_{VL} = V_{IL} - V_{OL} = 0.7 - 0.2$$


$$= 0.5 \text{ V};$$

Avg Power Consumption:

OH: $P^{OH} = V_{CC} \cdot I_{CC(OH)}$

$$P^{OH} = 5.0$$

$P^{OH} = 0 \text{ Watts.}$




OL:

$$P^{OL} = V_{CC} \cdot I_{CC(OL)}$$


$$P^{OL} = 5. (4.8 \text{ mA})$$

$P^{OL} = 24 \text{ mWatts}$




$$P^{AUG} = \frac{P^{OH} + P^{OL}}{2} = 12 \text{ mW.}$$

Resistor-Transistor Logic (RTL)



BJT inverter


Conf. 1



$$V_{OL} < V_{IL} \rightarrow NML = V_{IL} - V_{OL} > 0$$


$$V_{OH} > V_{IH} \rightarrow NMH = V_{OH} - V_{IH} > 0$$

$$P_{AUG} = \frac{V_{CC} I_c(0H) + V_{CC} I_c(0L)}{2}$$



$$V_{D(ON)} = V_{D^{ON}} \approx 0.7V$$

Conf. 2




Since there is a diode, V_B need to pass not only V_{BE} but also V_D . So graph is shifted.

By adding the Level Shift Diode

$$V_{IL}^{(2)} = V_{IL}^{(1)} + V_D^{\text{ON}} ; \text{ Improves NML}$$


$$V_{IH}^{(2)} = V_{IH}^{(1)} + V_D^{\text{ON}} ; \text{ degrades NMH}$$

RTL OR GATE



A	B	V _{out}	Q _A	Q _B
0(v)	0(v)	0	OFF	OFF
0	V _{CC}	V _{CC} - V _{CE(SAT)}	OFF	SAT
V _{CC}	0	V _{CC} - V _{CE(SAT)}	SAT	OFF
V _{CC}	V _{CC}	V _{CC} - V _{CE(SAT)}	SAT	SAT

RTL AND GATE




$BF \ I_B > I_C \rightarrow SAT$

TA: Amplifier
[\square transition]


A	B	Vout	QA	QB
Vcc	Vcc	$Vcc - 2V_{CE(SAT)}$	SAT	SAT
0	Vcc	$\neq 0$ (^{but small} ^{when $R_E \ll R_B$})	OFF	SAT
Vcc	0	0	X (floating transistor)	OFF
0	0	0	OFF	OFF

RTL Fan-Out:




Driver gate and N loads

(ex)



Question: What is the maximum number of inverters that can be connected at the output?



$$\beta_F = 25$$


$$V_{CE(SAT)} = 0.2V$$

$$V_{BE(ON)} = 0.7V$$

$$V_{BE(SAT)} = 0.8V$$

Fan-out at OL :


V_{out} : Low ($0.2V$) $\rightarrow Q'_k$ are all OFF



At OL then fan-out is infinite.

Fan-out at OH :

V_{out} : High $\left(\begin{array}{l} Q_1 : OFF \\ Q_{k'} : SAT, k = \{1, \dots, N\} \end{array} \right)$



$$I_x = \frac{V_{out} - 0.8}{10} \text{ mA}, \quad I_y = \frac{5 - 0.2}{1} \text{ mA}^{4.8}$$

$\xrightarrow{25} B_F I_x > I_y \Rightarrow I_x > 0.192 \text{ mA}$

So when $V_{out} \xrightarrow{\text{Driver}} 2.7 \text{ V} \rightarrow Q_i' \text{ saturates.}$ (Look graph)

$$I_{x_1} = \frac{V_{out} - 0.8}{10} \geq \frac{2.7 - 0.8}{10} = 0.19 \text{ mA}$$

To saturate Q_1', Q_2', \dots, Q_N' together,

$I_{sup} > (0.19) \cdot N \text{ mA}$

For proper operation of Driver Gate

$$V_{OH} (\text{N loads}) \geq V_{IH} \leftarrow 2.7$$

$$V_{OH} (\text{N loads}) = 2.7 \text{ V};$$

$$I_{sup} = \frac{5 - 2.7}{1k_2} = 2.3 \text{ mA} \quad \left(\begin{matrix} \text{calculated from} \\ \text{Driver} \end{matrix} \right)$$

$$\text{Driver} \quad I_{\text{sup}} = 2.3 \text{ mA} \geq N(0.19) \text{ mA}$$


$$N \leq 12$$

Fan-out at OH is 12.

Fan-out of the gate

$$= \min (\text{Fan-out OH}, \text{Fan-out OL}) \\ = 12$$

RTL with Active Pull-up:




Q_s : Saturating transistor

Q_p : Pull-up transistor


Q_o : Output transistor

V_{IN}	Q_s	Q_o	Q_p	V_{out}
Low	OFF	OFF	ON	High
High	SAT	SAT	OFF	Low



$$\triangleright 5 - 0.7 = 4.3 \text{ V};$$

Fan-Out Calculation




① $V_{out} : \text{Low} ; \rightarrow \text{All loads have } Q_s, Q_o : \text{OFF}$

\swarrow
 $Fan-out_{OL} = \infty \leftarrow \text{No effect on Driving Gate}$

② $V_{out} : \text{High} ; \quad V_{out} > 2.7 \text{ V}$ $\begin{bmatrix} V_{OH} > V_{IH} \text{ for proper op.} \\ NMH = V_{OH} - V_{IH} > 0 \end{bmatrix}$



Assume $V_{out} = 2.7 \text{ V}$;




$$I_{load} = \left(\frac{2.7 - 0.8}{10} \right) \cdot 2 \text{ mA}$$


$$= 0.38 \text{ mA}$$

Assuming N Loads $\rightarrow I_{sup} \geq N \cdot (0.38) \text{ mA}$

Let's find the maximum amount of current that driver can supply for Vout : High Case:



Assume Q_p in SAT:



$$I_x = \left(\frac{5 - 3.5}{11} \right) \text{mA} = 0.136 \text{ mA}$$


$$I_y = \left(\frac{5 - 2.9}{100} \right) = 21 \text{ mA}$$

check ①

$B_F I_x > I_y \quad \left\{ \begin{array}{l} X \\ \text{NOT} \end{array} \right.$

$(25)(0.136) > 21 \quad \left\{ \begin{array}{l} \text{SAT} \\ = \end{array} \right.$

Assume Q_p in FA:



$$I_B = \frac{1.6}{10k}$$

$$= 0.145 \text{ mA}$$

$$I_E = I_{sup}^{2.7} = 3.6 + 0.145$$

check FA ②

$$= 3.75 \text{ mA}$$

① $I_B > 0 \quad \checkmark$

$I_{sup}^{2.7} = 3.75 \text{ mA}$

② $V_{BC} < 0.7$

$3.4 - 4.64 < 0.7 \quad \checkmark$

So, for proper op.



$$I_{sup} > N_r (0.38) \text{ mA}$$

$$N_{OH} = \frac{3.75}{0.38} = 9$$

Fan-out with this system min (Nor, NoH) = 9.


6. 04. 2010

RTL with active pull-up:



$$a) R_{BP} = 10 \text{ k}\Omega \rightarrow \text{Fan-out} = 9$$


Review



- ① $V_{out} \neq \text{Low} \rightarrow$ All load inverters have $Q_S, Q_D is OFF mode.
 \checkmark
 $\text{Fan-out (OL)} = \infty$$

② $V_{out} \rightarrow \text{High}$ ($V_{out} > 2.7 \text{ V}$)



Let $V_{out} = 2.7 \text{ V}$:



$$I_X = \left(\frac{2.7 - 0.8}{10k} \right) \cdot 2$$

$$= 0.38 \text{ mA}$$

(b) Set R_{BP} such that Fan-out is 50. Assuming N loads for any R_{BP} , Driver should supply at least $N I_x A$.



$$I_{BP} = \frac{(5 - 3.4)}{(1 + R_{BP})} \text{ mA} ;$$

$$I_{SUP} = I_E = \frac{26}{26} I_{BP} = 26 \cdot \left(\frac{1.6}{1 + R_{BP}} \right) \text{ mA}$$

To have fan-out 50:

$$I_{SUP} > 50 \cdot (0.38)$$

$I_{SUP} > 19 \text{ mA}$

$$R_{EP} \leq \frac{26 \cdot (1.6)}{19} - 1$$

$$R_{BP} \leq 1.2 \text{ k}\Omega$$

Check FA:

$$V_{BC} = 3.4 - (5 - I_{CP} \cdot 100)$$

$$\approx 3.4 - (5 - 19 \cdot 0.1)$$

$$\approx 3.4 - 3.1$$

$$\approx 0.3$$

9.04.2010


Diode Transistor Logic (DTL):

Problems with RTL

① Low Fan-out ($N_{OL} = \infty$, $N_{OH} \geq 50$)
 ↑
 given example

② Low Noise-Margins

DTL




$$V_{BE(\text{ON})} = 0.7 \text{ V}$$

$$V_{BC(\text{ON})} = 0.7 \text{ V}$$


$$V_{CE(\text{SAT})} = 0.2 \text{ V}$$

$$V_{BE(\text{SAT})} = 0.8 \text{ V}$$


$$V_{\text{Diode}(\text{ON})} = 0.7 \text{ V}$$




Assume V_{IN} : Low



Assume $V_{IN} = 0.7V$




Assume V_{IN} High $V_{CC} = 5V$ $V_{IH} = 0.8V \rightarrow$ SAT



Revisiting RTL Problems for DTL Circuits

*FINANSBANK

① Fan-out :




When $V_{out} : OH$

D_1 's of Load Transistors are OFF. Then $N_{OH} = \infty$
 (DTL has NOL limitations)

(Analysis of OL fan-out will be given later)


② Noise Margins :



$$NML = 0.7 - 0.2 = 0.5V$$

$$NM_H = 5 - 0.2 = 4.8V$$


Improving DTL NML:




On the VTC of DTL:

DTL has the following problem which is due to simplistic modeling of the BJT transistor.

VTC of DTL is given as







"Problem" $V_{out} = ?$ when $V_{IN} = 0.7 \text{ V}$;

$$V_{BE}^Q = 0.7 \text{ V}$$

$$\left. \begin{array}{l} V_{BE(\text{FA})} = 0.7 \text{ V} \\ V_{BE(\text{SAT})} = 0.8 \text{ V} \end{array} \right\} \text{Simple Model}$$



"More Realistic Model"




$$\text{SAT} \rightarrow V_{CE(\text{SAT})} = 0.2 \text{ V}$$

Simplistic Model



$$B_F I_C > I_C$$

$$\text{FA} \rightarrow I_C = B_F I_B$$

$$I_B > 0$$






Modified DTL for fever switching:



C₁: I need to wait (τ_{RC})

to discharge the cap.




C₂ has a
smaller discharge
time

Discharge time for the
capacitor for C₂

Assume Q is in SAT (Output: Low);

*FINANSBANK


there is a change in input and input becomes Low, then output should increase gradually to High





Q: How fast you can turn off the Q?

When Q is SAT, $V_{BE}(\text{SAT}) = 0.8 \text{ V}$ implies that capacitors over BE junction are fully charged.


R_D and $-V_{EE}$ provides a path for the fast discharge of BE junction capacitor. (Note without





R_D (C_{BE} cannot discharge according to the idealized component models!)





DTL NAND GATE



NAND Gates





AND



OR

✓ So, with NAND any logic operation can be implemented

Analysis Of Self-Bias Configuration :



$$I_x = \frac{V_{CE}(SAT) - V_{BE}(SAT)}{(1-p)R_B}$$

$$I_E = \frac{V_{IN} - V_{BE}(SAT)}{R_D}$$

$$I_C = \frac{(V_{CC} - V_{IN} + V_{BE(SAT)} - V_{CE(SAT)})}{\beta R_B}$$

$$I_C = I_E - I_X$$

$$= \frac{V_{CC} - V_{IN} + V_{BE(SAT)} - V_{CE(SAT)}}{\beta R_B} + \frac{V_{BE(SAT)} - V_{CE(SAT)}}{(1-\beta)R_B}$$

$$I_B = I_E - I_C$$

$$= \frac{V_{IN} - V_{BE(SAT)}}{R_D} - I_C$$


Saturation Condition:

$$\beta_F I_B > I_C \Rightarrow \beta_F I_E > (\beta_F + 1) I_C$$

$\swarrow I_E - I_C$

$$\Rightarrow \frac{\beta_F}{R_D} (V_{IN} - V_{BE(SAT)}) > (\beta_F + 1) \frac{(1-\beta)(V_{CC} - V_{IN})}{(1-\beta)\beta R_B} + (\beta_F + 1) \frac{V_{BE(SAT)} - V_{CE(SAT)}}{(1-\beta)\beta R_B}$$

$\nearrow V_{IN} \neq \text{satisfied}$



(a) OH ($V_{out} = \text{High}$)

[Load DTL's have D_1 in OFF mode, so NO effect on driver]

$$\text{Fan-out} = \infty$$

(b) OL ($V_{out} = \text{Low}$)

$$I_{load} = \frac{5 - 0.9}{(2 + 1.75)K} = 1.09 \text{ mA}$$

$$I_{cQ0} = N \cdot I_{load} + \frac{(5 - 0.2)}{6K} = N(1.09) + 0.8 \text{ mA}$$

To saturate Q_0 $B_F I_{BQ0} > I_{cQ0}$

$$I_{BQ0} = ?$$

KVL (---)

$$5 - \frac{7}{4} I_{E_{DL}} - 2 \underbrace{I_{B_{DL}}}_{(B_F+1)} - 0.7 - 0.7 - 0.8 = 0$$

$$\frac{I_{E_{DL}}}{49}$$

$$I_{E_{DL}} = 1.6 \text{ mA}$$

$$I_{BQ_0} = I_{E_{DL}} - \frac{0.8}{5k} = 1.6 - 0.16 = 1.44 \text{ mA}$$

$$B_F \cdot I_{BQ_0} > N(1.09) + 0.8$$

$$B_F \cdot (1.44) > N(1.09) + 0.8$$

$$49 \cdot (1.44) > N(1.09) + 0.8$$

$$N < \frac{(1.36)49}{1.09}$$

$$N < 64 \dots$$

$$\boxed{N_{OL} = 64}$$

(ex) DTL fan-out calculation can also be done for a specific saturation parameter. Repeat the previous calculations if the driver is allowed to saturate at $G_{SAT} = 0.85$


$$G_{SAT} = \frac{I_C}{B_F I_B} = 0.85 \quad B_F I_{BQ_0} \cdot (0.85) = I_{CQ_0}$$

$$49 (1.44) (0.85) = N(1.09) + 0.8$$

$$\boxed{N = 94}$$


Reverse Active Region

(TTL)  FINANSBANK





D_{BC}	D_{BE}	Q
OFF	OFF	OFF
ON	OFF	2A
OFF	ON	FA
ON	ON	SAT

Model For RA:



$$B_{RA} \approx 1 \quad (\text{Remember } B_{PA} \approx 100)$$






Modifications for SAT condition:

- ① $B_F I_B > I_C \rightarrow \text{Not FA}$ }
 $B_R A I_B > -I_E \rightarrow \text{Not RA}$ } SAT

Remember:




I_B, I_C, I_E as defined.

So, in RA $I_B > 0$ (Q should ON)



But $I_E < 0$ and

$I_C < 0$

TTL (Transistor - Transistor Logic)




① V_{IN} : Low




↑ at some higher voltage
Q_I enters to RA

② Assume Q_O : at the edge of conduction



③ (SAT is slow)


(ex)



$$B_F = 100 \quad B_R = 0.1$$

- a) Analyze the system at
 $V_{IN} = \{ 0.5 \text{ V} \}$

a) $V_{IN} = 0 \text{ V}$



check OFF

- ① $V_{BE, Q_0} < 0.7 \text{ V}$ ✓
 ② $V_{EC, Q_0} < 0.7 \text{ V}$ ✓

check SAT


- ① $I_B > 0$ ✓ ($I_B = 1.4 \text{ mA}$)
 ② $B_F I_B > I_C$ ($I_C = 0$)
 ③ $B_R I_B > -I_E$

(b) Find fan-out, if under load conditions

① OH of driver can be at most 1 V less than \sim load condition

② OL of driver should be saturated at most $G_{SAT} = 0.85$


OH condition



$$I_{sup} = N \cdot (0.116) \text{ mA}$$

Valid value for V_{out} is 4V or higher

OL condition



$N(1.3)$ mA should


be absorbed by the driver.

$$G_{SAT,0} = \frac{B_F \cdot I_{B,0}}{I_{c,0}} = 0.85$$

$$(4.8 + N \cdot \frac{4}{3})$$

Resistor Loaded NMOS!


NMOS : N type MOS device



G: Gate (B)

D: Drain (C)

S: Source (E)



$$I_D \underset{\text{SAT}}{=} \frac{K}{2} \left[V_{GS} - V_{TH} \right]^2 ; V_{DS} \geq V_{GS} - V_{TH}$$


$$I_D \underset{\text{Linear}}{=} K \left[(V_{GS} - V_{TH}) V_{DS} - \frac{V_{DS}^2}{2} \right] ; V_{DS} \leq V_{GS} - V_{TH}$$

V_{th} : Threshold Voltage

K : A constant with units A/V^2

For SAT and linear region, the global turn-on condition

$$V_{GS} > V_{th}$$



$$V_{out} = V_{DS} = V_{DD} - R I_D$$





$$V_{IN} = V_{GS}$$

$$V_{out} = V_{DD} - R I_D$$

$$I_D = \frac{V_{DD} - V_{out}}{R}$$

Review

Resistor Loaded NMOS:



Block: shows the state of the transistor as V_{IN} goes from $0 \rightarrow 9V$


For NMOS systems V_{IL}, V_{IH} is defined as

$$V_{IL}: Q: \text{SAT} \text{ and } \frac{\partial V_{out}}{\partial V_{IN}} = -1$$

$$V_{IH}: Q: \text{Linear} \text{ and } \frac{\partial V_{out}}{\partial V_{IN}} = -1$$

Power Dissipation of Resistor Loaded NMOS

*FINANSBANK



$V_{out} \rightarrow OH \rightarrow Q: OFF, I_D = 0A$


$\rightarrow OL \rightarrow Q: Linear,$

$$I_D = \frac{(V_{DD} - V_{OL})}{R_D}$$

$$P_{AVG} = \left(\frac{I_D(OH) + I_D(OL)}{2} \right) V_{DD} \text{ watts}$$

(Consumes power only in OL state!)


Dynamic Power Consumption



$$P_{\text{Dynamic}} = C_L \cdot f \cdot V_{DD}^2$$


Load Capacitance


frequency of switching ($1/\text{sec}$)



As freq. increases dynamic power consumption increases.
 (RTL circuit dynamic power consumption is negligible in comp. to static power cons.)


Switching Time Calculation






a) $Q_L \rightarrow Q_H$ (Input is suddenly charged from High to Low)

Before Switching



After Switching



Q : Linear Region


$$V_{out}(0^-) = V_{cap}(0^-) = V_{OL}$$

just before
switching

$$V_{out}(0^+) = V_{cap}(0^+) = V_{cap}(0^-)$$

$$= V_{OL}$$

Q : OFF ($V_{GS} > V_{th}$ is no longer satisfied)



$$V_{cap}(0^+) = V_{OL}$$

$$V_{cap}(\infty) = V_{DD}$$

$$\tau = RC$$

$$V_{cap}(t) = V_{cap}(\infty) + \left[\frac{V_{cap}(0^+) - V_{cap}(\infty)}{e^{-t/\tau}} \right] e^{-t/\tau}$$

Then $V_{OH} = V_{DD}$, the time when

$V_{out} = (0.9)V_{OH} = 0.9V_{DD}$ is the rise time.

$$V_{cap}(t) = V_{DD} + [V_{OL} - V_{DD}] e^{-t/RC} \quad \downarrow t = t_{rise}$$


$$0.9V_{DD} = V_{DD} + [V_{OL} - V_{DD}] e^{-t_{rise}/RC}$$

\downarrow

t_{rise} is found from here

18.09.2010


(b) Output: High \rightarrow Output: Low Switching.



$t = 0^-$

Q: OFF \rightarrow $V_{out}(0^-) = V_{DD}$

$$V_{cap}(0^-) = V_{DD}$$



$t = 0^+$

Q: (NOT OFF, ↗)

$$V_{cap}(0^+) = V_{cap}(0^-) = V_{DD}$$

Q: (Not OFF, $\xrightarrow{\text{SAT}} V_{DS}(t) > V_{GS}(t) - V_{th}$, $\xrightarrow{\text{Linear}} V_{DS}(t) < V_{GS}(t) - V_{th}$) *FINANSBANK

$\left. \begin{array}{l} \text{at } t=0^+ \\ V_{DS}(0^+) = V_{DD} \\ V_{GS}(0^+) = V_{DD} \end{array} \right\}$

at $t=0^+ \rightarrow V_{DS}(0^+) > V_{GS}(0^+) - V_{th} \quad \checkmark$

Q in SAT

(just after switching)


Q remains SAT until

$$V_{DS}(t) = V_{GS}(t) - V_{th}$$

until $V_{out}(t) = V_{DD}$
 $V_{out} = V_{DD} - V_{th}$

Q: in SAT

$$V_{DD} - V_{th} < V_{out}(t) < V_{DD}$$



$$I_X = I_D^{SAT} + \frac{V_{CL}(t) - V_{DD}}{R} = -I_C$$

$$I_C = C_L \cdot \frac{dV_{CL}}{dt}$$


$$\frac{d}{dt} V_{CL}(t) + \frac{V_{CL}(t)}{R C_L} = - \frac{I_D^{SAT}}{C_L} + \frac{V_{DD}}{R C_L}$$

↑
First order
diff. eq.


In practice R is large so that $R C_L \gg C_L$



$$\frac{d}{dt} V_{CL}(t) \approx - \frac{I_D^{SAT}}{C_L}$$



$V_{out} < V_{DD} - V_{th} \rightarrow Q$ is Linear



$$C. \frac{d V_{CL}}{dt} = \frac{V_{DD} - V_{CL}(t)}{R_L} - K \left[(V_{DD} - V_{th}) V_{cap}(t) - \frac{V_{cap}(t)^2}{2} \right]$$

$$V_{CL}(t) = V_{DD} - V_{th}$$


Even if R is large ($R \gg C$) ($\frac{1}{R} \ll C$)

$$C \frac{dV_{CL}}{dt} \approx -K [V_{DD} - V_{th}] V_{cap}(t) + \frac{K}{2} V_{cap}^2(t)$$

↑
non-linear diff. equa.

NOTE:

NMOS : OFF $V_{GS} < V_{th}$




$$V_{DS} > V_{GS} - V_{th}$$

$$I_D^{SAT} = \frac{K}{2} \cdot (V_{GS} - V_{th})^2$$


$$V_{DS} < V_{GS} - V_{th}$$

$$I_D^{linear} = K \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right]$$

Complementary MOS Devices (cmos) 21.09.2010




Nmos with Pmos Load (resistor load)



Nmos

V_{th} , V_{GS} , V_{DS} , I_D



ON: $V_{GS} > V_{th}$, ($I_D > 0$)

$$\text{SAT: } I_D = \frac{K}{2} [V_{GS} - V_{th}]^2;$$


$$(V_{DS} > V_{GS} - V_{th})$$

$$\text{LINEAR: } I_D = K \left[(V_{GS} - V_{th}) V_{DS} - \frac{V_{DS}^2}{2} \right];$$

$$(V_{DS} < V_{GS} - V_{th})$$

Pmos

V_{Th_p} , V_{SG} , V_{SD} , I_D



ON: $V_{SG} > -V_{Th_p}$, ($I_D > 0$)

$$\text{SAT: } I_D = \frac{K}{2} [V_{SG} + V_{Th_p}]^2;$$

$$V_{SD} > V_{SG} + V_{Th_p}$$


$$\text{LINEAR: } I_D = K \left[(V_{SG} + V_{Th_p}) V_{SD} - \frac{V_{SD}^2}{2} \right];$$

$$V_{SD} < V_{SG} + V_{Th_p}$$

$G_S \rightarrow SG$
 $D_S \rightarrow SD$
 $V_{th} \rightarrow -V_{th}$


I_D directions changed.

PMOS



Graphical Analysis of Symmetric CMOS Inverters



 FINANSBANK




$$V_{OUT} = V_{DS,N}$$



$$V_{IN} = V_{GS,N}$$

$$V_{IN} = V_{DD} - V_{SG,P}$$




$$\begin{aligned} I_{D,P} &= f_{V_{SG}}(V_{DD} - V_{OUT}) \\ &= \hat{f}(-V_{OUT}) \\ &= \hat{f}(V_{OUT}) \end{aligned}$$





Black : N-Type Device


Pink : P-Type Device



When $V_{Th,p} = -V_{Th,N}$ $K_p = K_N$


then NMOS and PMOS (I_D vs V_{DS})
(I_D vs V_{SD})


curves are identical and the symmetrical curves result in




- Almost equivalent to ideal inverter characteristic: 0
- (Does not consume any power at static condition)
- (Only dynamic power consumption)

CMOS NAND / NOR Gates :





Semiconductor Rom Structures



EPROM

$\left\{ \begin{array}{l} VA_1, VA_2, VA_3, \\ VA_4, VA_5 \end{array} \right\}$

1000

0110

1001

1010


1010

Address bus activation

signal.


Only 1 address is

selected at a time!



0010.


ideal inverters



Wordline: When High writes to RAM

N-MOSFET
Transistors are ON
when wordline is High

Bitline: When wordline enables RAM writing, Bitline Value (High/Low) is passed to RAM



25.05.2010

Interfacing Logic Families

Considerations

- ① Fast Switching (Low Delay)
- ② Low Power Consumption

B

Power Delay Product :

In general, Power Consumption ↑
leads

faster switching

or


delay ↓

Family: Power \times Delay \Rightarrow Power-Delay Product  FINANSBANK
watts sec

For every logic family (RTL, TTL, DTL, CMOS) there is an associated power delay product.

Power-Delay product varies from family to family.

In some applications, you may want faster switching at some parts of the system, and low power consumption at others.




Interfacing Logic Families

Compatibility:


- ① Voltage Compatibility
- ② Current Compatibility

① Voltage Compatibility





✓ Family I - Family II
cascade has OH Voltage compatibility problem, but no voltage compatibility problem for OL.

(ex) TTL driving CMOS





Solution:




(ex)

CMOS driving TTL



CMOS output



TTL input




No voltage compatibility problem

Interfacing Logic Families

- ① Voltage Compatibility
- ② Current Compatibility

Review :


- ① Voltage Compatibility

 I_I (output) I_{II} (Input)

OH Voltage Compatibility Problem

No Voltage Compatibility at OL problem

- ② Current Compatibility



V_x : High., $I_{OH}^{(1)}$ and $I_{OH}^{(2)}$ limitations should be provided that is $\max(I_{OH}^{(1)})$ and $\max(I_{IH}^{(2)})$ for proper operation is given.

Then for current compatibility

$$I_x (\max I_{OH}^{\textcircled{1}} + \max I_{IH}^{\textcircled{1}})$$


V_x : Low ; (the same reasoning)

$$I_x < \max I_{OL}^{\textcircled{2}} + \max I_{IL}^{\textcircled{2}}$$

$$\rightarrow I_{IH}/I_L \quad \leftarrow I_{OH}/I_{OL}$$

Note: In the specifications currents are always entering into the component

(ex.)



$$\frac{I_1}{\max V_{OL}^1} = 0.5$$

V_{OH} = determined by R

$$\max I_{OH}^1 = 250 \mu A$$

$$\max I_{OL}^1 = 20 mA$$

(Both families are TTL)

$$\underline{I_2/F_2}$$

$$V_{IH}^2 = 2.4 V \quad \max I_{IH}^1 = 20 \mu A$$

$$V_{IL}^2 = 0.8 V \quad \max I_{IL}^2 = -360 \mu A$$

Find the interval for R for proper operation

V_x : High

$V_x > 2.4 \text{ V}$, $V_R < 2.6 \text{ V}$ (Voltage Comp.)

$$\left. \begin{array}{l} I_a = 0.27 \text{ mA} \\ I_b = 0.02 \text{ mA} \end{array} \right\} I_R < 0.27 \text{ mA}$$


(Current Comp.)

Then $V_R = I_R \cdot R < 2.6 \text{ V}$

$$R < \frac{2.6 \text{ V}}{I_R}$$

↓

$$R < \frac{2.6}{\max I_R} < \frac{2.6}{I_R}$$



$$V_x = \text{Low}$$

① $V_{OL}^1 < V_{IL}^2$ (No Voltage Comp. Problem)

② $I_R = I_a + I_b$

$$I_a < 20 \text{ mA} \quad I_b < 0.36 \text{ mA}$$

$$I_R = \frac{5 - V_x}{R}$$

i) $V_x = 0.5 \text{ V} \Rightarrow$ acceptable OL Voltage for V_x

$$I_a \leq \frac{5 - 0.5}{R} + 360 \text{ pA} \leq 20 \text{ mA}$$

$$4.5 \leq (19.4 \text{ mA}) R$$

$$R \geq \frac{4.5}{19.64} \text{ k}\Omega$$

$$R \geq 2200$$

ii) $V_x = 0.2 \text{ V}$

$$R \geq \frac{4.8}{19.64} \geq 2375 \text{ }\Omega$$

Minor changes in V_x does not significantly effect R choice, so select $3 < R < 10 \text{ k}$

