
| | | Enoible Da | | 12 bits | or more frameworks and freeze |
|-----------|---------|------------|------|---------|-------------------------------|
| Alodula 1 | \$ 6000 | 0110 | 0000 | 0000 | 0000 |
| | \$ GFFF | 0140 | 1111 | 1111 | 1111 |

| | | Enable Di | | | |
|----------|---------|-----------|------|------|------|
| Module 2 | \$ 7000 | 0114 | 0000 | 0000 | 0000 |
| | | 0117 | | | |



First of all, since I have one 8 bit and two Libit memory chips and Data Bus should be 8 bit. I connect the two Libit memory chips in paralel to create an 8 bit memory space. When I colculate the memory adness ranges. I naticed that the first two-live bits of the adness specify the location. While the 13th bit depends on the selected ahips. Therefore Are is used as input to a 1x2 Decader to chaose between the two chip group. The adress range ADAn is corrected to address bus. The range AISAIS remains unchanged so is appropriately connected to the decader's anable input. I have connected the R/W signal from the CPU to each memory chips separately. When the first chip active, lautput data is DaDq. When the second and third chips are active. The data from the second chips in the DuDT range, and data from the third chips is in the DaD3 range. Thus completing 8 bit data bus.