
Further Topics:-	Hint:- futex
Named Pipes (FIFOs)	
Message Queues	
Scheduling	
Virtual Memory	
Shared Memory	
	mkfifo /tmp/p2
Named Pipes/FIFOs	
	writer.c:-
mkfifo command	fd=open("/tmp/p2", O_WRONLY);
mkfifo lib API	//err handling
mknod system call	write(fd,msg,len);
	//err handling
mkfifo /tmp/p1	close(fd);
Is -I /tmp/p1	Close(Id),
	reader.c:-
#In terminal-1	fd=open("/tmp/p2", O_RDONLY);
cat /tmp/p1	//err handling
edt /tiiip/pi	read(fd,buf,maxlen);
#In terminal-2	//print buf
echo "abcdxyz" > /tmp/p1	·
echo abcuxy2 > /thip/p1	//err handling
	close(fd);

file <	<xxxxx></xxxxx>	# based on header	Semaphores
			Message Queues
IPC:-	Synchror	nization, Data Exchange	Shared Memory
Sys \	/ Semaphores:	-	Sys V Variant
	semget, semo	_	PÓSIX Variant
POSI	X Semaphores		
	-	_open, sem_destroy	POSIX
	sem_wait, sen		
Sys \	/ Message Que		
		nd, msgrcv, msgctl	
POSI	X Message Qu		
	mq_open, mq	_send, mq_receive, mq_unlink	
Mess	age Queues:-		
Purp	ose:- Data Exc	hange	



```
Internal sync support
Typically FIFO
Discrete messages:-
send m1(20)
```

recv with 40 bytes
--> m1: 20 byes
recv with 15 bytes
--> m2: 10 bytes
recv
--> block

send m2(10)

```
int mqfd;
mqfd = mq_open("/mqsimple", O_RDWR);
mqfd = mq_open("/mqsimple", O_RDWR|O_CREAT,0666,NULL);
```

```
sender:-
char msg[] = "Hello POSIX";
int len=strlen(msg);
mq_send(mqfd, msg, len, 5);
```

receiver:-	linker flag:-
char buf[MAXLEN];	-Irt
int maxlen=8192;	gcc sender.c -lrt -o sender
int prio=5;	
mq_receive(mqfd, buf, maxlen, &prio);	ls /dev/mqueue cat /dev/mqueue/mqsimple
close:-	
mq close(mqfd);	man mg overview
	<u>'-</u>
Default msg len : 8192	
During receive - maxlen >= msg len	mq_setattr
//through attr, can override default msg len	mq_getattr
mgd t mgid;	mg unlink
struct mq attr attr;	
attr.mq msgsize=512;	
attr.mq_maxmsg=10;	
mqid=mq_open("/mque2",O_WRONLY O_CREAT,066	66,&attr);

Scheduling:-
When do CPU becomes free? When switching required?
* task completion * blocking call or close road may receive complete.
* blocking call e.g sleep, read, mq_receive, sem_wait B * timeout C
* interrupt arrives, end of ISR D
A & B only non preemptive
C & D also preemptive
Note:- process never sleep/block in userspace blocking always occur in kernel space (system call)
blocking always occur in kerner space (system can)
Classical Policies:-
FCFS/FIFO
Priority Based
Round Robin (Time slice)
Short Job First
Short job rinst
O(1) complexity expected idle scheduling

```
Q1 -- telephonic : Priority (real ti
Q2 -- user interactive : RR (fairness)
                              : Priority (real time)
                                                                  FCFS
                                                                  RR
Q3 -- background/maintenence : FCFS (simpliity)
                                                                  PRIO + FCFS
                              : RR with larger quantum
                                                                  PRIO + RR
processes may move across queues
 - explicit change in priority/process
 - aging
 downgrade (lot of CPU usage)
Priority policies: different queues for each priority (goal O(1) complexity)
Scheduling in Linux:-
* Real time policies: 100 priority levels: 0 - 99 (0-min, 99-max)
     SCHED FIFO : Priority + Fifo
     SCHED RR : Priority + RR
* Non real time policies
     SCHED_OTHER____
                              : Time sharing algo
                          : Modified Round Robin
ps -e -o pid,ppid,stat,policy,pri,cmd
     sudo chrt -f 5 ./a.out
     sudo chrt -r 15 ./a.out
```

True/Complete Fairness:-

* Every process should be scheduled atleast once, before any other process goes for second turn

Limitation of Round Robin:-

Time slice - 2 units

	Time	CPU	Queue
p1 - 0, 4 units	0	p1	empty
p2 - 1, 6 units	1	p1	p2, p3
p3 - 1	1.9	p1	p2,p3,p4
p4 - 1.9	2	p2	p3,p4,p1
p5 - 3	3	p2	p3,p4,p1,p5

Time sharing:-

- * Two queues -- active, expired
- * Preempted process (timeout) will go back to expired
- * New processes are added to active queue
- * Scheduler always pickup from Active queue
- * When active Q is empty, swapping occurs b'n active & expired
- * Priority is applicable , 40 levels
- * Pair of active & expires for each prio level

* Dynamic time slice -- proportional to priority Nice vals -- controls priority in TS Algo (inverse relation) Range: -20 to +19default nice value: 0 +6, less prior than 0 -9, more prior than 0 -20 : Highest, 0 : default, +19: lowest -: 0 5 -6 -20 +19 (-20 to +19 scale) ps o/p : 19 14 25 39 (0 to 39 scale, 0-low, 39-high) nice -n 5 ./a.out nice -n -6 ./a.out #renice to change ni value of existing lowering nice vals, -ve ni values are not allowed for normal user (only for admin/root user) APIs:- sched setscheduler, sched setparam

SMT or Hyperthreading:-	Core i3			
Switching b'n two threads at h/w level	Core i5			
	Core i7			
nproc				
cat /proc/cpuinfo	phy	thr	eads	
	_2	_2_		
AMP: asymmetric, co-processor	2	4	*	
e.g. GPU, ARM + DSP	4	4		
	4	8	*	
Scheduling in SMP				
* SMP : multiple CPU cores, identical	SMT			
	Symmetric Multi Threading		ng	
* Common ready Q or private ready Qs ?	e.g. Hyperthreading			
* Modern kernels (e.g. Linux kernel > v2.6)				
==> private ready Q				
* CPU Affinity (No Migration), reason - private cache	entries			
			0.1	
Migration discard CPU cache, rebuild on other CPU			0x1 CP	
			0x2 CPI	
Load Balancing Techniques, e.g. Pull Migration, Push	Migration		0x4 CP	
			0x8 CPI	U3
taskset 0x1 ./receiver				
taskset -p 0x4 <pid></pid>			0x6 1 o	r 2

```
sched_setaffinity, sched_getaffinity
pthread_setaffinity_np, pthread_attr_setaffinity_np
```

Memory Management / Virtual Memory:-

Myths / Facts:-

* 1 GB RAM + 2 GB swap area # swap area -- from disk virtual memory size? 3 GB

Address < 1GB ==> RAM

Address > 1GB, but < 3 GB ==> Not Applicable

Whichever address, CPU will access RAM only (not swap area for active load/store)

Processes (pages) in swap area are not under active execution

Swap area -- backing store

4 GB RAM + 0 swap area ==> 4 GB of Virtual Mem

Virtual Memory Management:-


* Allocate/Deallocate memory for processes (stack, heap, code, idata, udata)

challenges:-

- * How to handle scalable memory
- * holes in memory how to manage with non contiguous memory
- * Expand physical memory (+swap area)
- * Protection b'n processes (Addresss space)

Memory Mapping:-

compiler & linker generates logical addresses, which are issued by CPU



Pages, Paging:-

- * Physical memory is divided into equal size partitions -- Frames
- * Logical memory is also divided into same size parts -- Pages
- * Page/Frame size is fixed by h/w design
- * Pages will be contiguous, but not frames (not necessary)
- * Mapping of page no.s and frame no.s --> Page Table
- * Page Table -- collection of Page Table Entries (PTEs)

In x86 page size 4 KB

```
0-4095 - p0 - 15
4096-8191 - p1 - 25
8192-12287 - p2 - 20
12287-16383 - p3 - 12
```

Logical addr: 4200 ==> p1, offset: 104

Logical addr: 4500 ==> p1, offset: 404

Logical addr: 8400 ==> p2, offset: 208