

General 2-PORT SRAM 64 WORDS X 32 BITS, MUX 1 SMIC 55nm LL Logic Process

Version 1.1.0

DISCLAIMER

SMIC hereby provides the quality information but makes no claims, promises or guarantees about the accuracy, completeness, or adequacy of the information herein. The information contained herein is provided on an "AS IS" basis without any warranty, and SMIC assumes no obligation to provide support of any kind or otherwise maintain the information. SMIC disclaims any representation that the information does not infringe any intellectual property rights or proprietary rights of any third parties. SMIC makes no other warranty, whether express, implied or statutory as to any matter whatsoever, including but not limited to the accuracy or sufficiency of any information or the merchantability and fitness for a particular purpose. Neither SMIC nor any of its representatives shall be liable for any cause of action incurred to connect to this service.

STATEMENT OF USE AND CONFIDENTIALITY

The following/attached material contains confidential and proprietary information of SMIC. This material is based upon information which SMIC considers reliable, but SMIC neither represents nor warrants that such information is accurate or complete, and it must not be relied upon as such. This information was prepared for informational purposes and is for the use by SMIC's customer only. SMIC reserves the right to make changes in the information at any time without notice. No part of this information may be reproduced, transmitted, transcribed, stored in a retrieval system, or translated into any human or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written consent of SMIC. Any unauthorized use or disclosure of this material is strictly prohibited and may be unlawful. By accepting this material, the receiving party shall be deemed to have acknowledged, accepted, and agreed to be bound by the foregoing limitations and restrictions. Thank you.

OVERVIEW

The General 2-PORT SRAM is designed for SMIC's 55nm CMOS Logic process. The memory is optimized for speed, power and area. It operates at a voltage range of 1.08V to 1.32V and a temperature range of -40° C to 125°C.

Chip enable (CENA,CENB), address (AA[0:i],AB[0:i]) and data in (DB[0:n]) signals are latched on the rising-edge of the clock. When CENA is low, the memory is in read-mode. Data is read from the memory location specified on the address bus AA[0:i] and appears on the data output bus QA[n:0]. When CENB is low, the memory is in write-mode. The word on the data port DB[0:n] will be written into the location specified by the address AB[0:i] and the data will appear on the output port QA[n:0]. When CENA is high, port A enters the standby mode. Data outputs remained stable. When CENB is high, port B enters the standby mode. Data stored in the memory is retained, but the new data writes is not allowed.

CONFIGURATION:

PARAMETER	VALUE
Mux	1
Words	64
Bits	32
Width	137.06um
Height	76.575um
Area	10495.370um²

PIN DEFINITION:

PIN	DIRECTION	DEFINITION
AA[5:0]	Input	A Port Address Inputs
AB[5:0]	Input	B Port Address Inputs
DB[31:0]	Input	B Port Data Inputs
CENA	Input	A Port Enable
CENB	Input	B Port Enable
CLKA	Input	A Port Clock Input
CLKB	Input	B Port Clock Input
QA[31:0]	Output	Data Outputs

TIMING:

PARAMETE R	DESCRIPTION		RNER -40°C	FF CO 1.32\	RNER /, 0°C	FF CO 1.32V,	RNER 125°C		RNER -40°C		RNER 125°C		RNER 25°C
(ns)		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Tcyc	Cycle Time	0.303		0.323		0.372		0.967		1.092		0.565	
Та	Access Time ¹	0.275		0.294		0.338			0.879		0.993		0.514
Tah	Address Hold	0.094		0.093		0.092		0.195		0.111		0.096	
Tas	Address Setup	0.366		0.404		0.418		0.651		0.637		0.421	
Tch	Cen Hold	0.042		0.039		0.033		0.032		0.000		0.019	
Tcs	Cen Setup	0.311		0.315		0.326		0.800		0.683		0.398	
Tdh	Data Hold	0.211		0.211		0.211		0.411		0.321		0.242	
Tds	Data Setup	0.297		0.321		0.376		0.781		0.781		0.331	
Tckh	Clock High	0.020		0.020		0.020		0.040		0.040		0.020	
Tckl	Clock Low	0.099		0.099		0.110		0.231		0.264		0.143	
Tckr	Clock Rise Skew	0.500		0.500		0.500		1.000		1.000		0.600	
Tcc	Clock Collision	0.275		0.294		0.338		0.879		0.993		0.514	

Timing simulation conditions:

POWER:(UNITS=uA/Mhz)


PARAMETER	FF CORNER 1.32V, -40°C	FF CORNER 1.32V, 0°C	FF CORNER 1.32V, 125°C	SS CORNER 1.08V, -40°C	SS CORNER 1.08V, 125°C	TT CORNER 1.2V, 25°C
AC Current ²	5.494	5.484	6.094	4.177	4.387	4.837
Read AC Current	4.738	4.631	5.351	3.458	3.711	4.031
Write AC Current	6.250	6.338	6.837	4.896	5.062	5.643
Standby Power (mW)	0.000763	0.003437	0.166164	0.000034	0.002527	0.000564
Deselect Power (mW)	0.067325	0.067932	0.060842	0.038551	0.040309	0.050846

Power simulation conditions:


- 2. CEN is low, 50% read / 50% write operations, all addresses and 50% of input pins toggle at 1Mhz
- 3. CEN is high, 50% read / 50% write operations, all addresses and 50% of input pins toggle at 1Mhz

^{1.} Access time = best case for fast corner and worst case for slow/typical corners

WRITE CYCLE TIMING:



READ CYCLE TIMING:



Datasheet Revision History

Date	Version	Changes
	null	

Semiconductor Manufacturing International Corporation

No. 18 Zhangjiang Road Pudong New Area Shanghai 201203

The People Republic of China

URL: www.smics.com