Homework #4 Part A: We have an immediate function on an 8-bit number, so lets Choose a 9-bit encoding. For a push (which will require the immediate value) the MSB will be I, otherwise we can look to our 2 LSB to determine the operation: ⇒ Push: I X X X X X X X X 8-bit immediate value opcode 1 00000 X X oo: add opcode 1 filler opcode 2 where o 1; Subtract 10: multiply 11: half Part B: Example A: 100001000 push 8 100000101 push 5 100000011 push 3 000000000 mult 000000001 Sub 000000011 halt Example B: 100000101 push 5 100000001 push 1 100000010 push 2 000000000 add 100000100 push 4 000000010 mult. 000000000 add 100000011 push 3 000000001 Sub 000000011 halt

Part C: I'll split my code into sections — the ALU based on

KOKUYO LOOSE-LEAF /-836BT 6 mm ruled x 35 line

the opcode (which will push, as well as do the arithmetic operands), on to do the double dabble algorithm on the ToS, and another to take the output double dabble and display it.

Part D:

Testbench will just be a clock, since the ROM will be included in the main module.

See appendix for main code, testbench code, testbench Simulation, ALM resources, and RTL Circuit (Figures 1-9, pages 3-7)

Part E:

My final ALM usage was 83. Initially, my usage was \$\approx 450, mainly due to the fact that I was using an algorithm to convert binary to BCD using division. I Changed it to use the double dabble algorithm which saved a lot of ALMS! I also seperated my modules, which Ultimately cleaned my code a ton and made it a lot easier to change small things like minimizing bit sizes—which I did in my double dabble after realizing the loois can't go above 5 (only ever I or 0). I also used assign blocks in my ALU to check if my stack 9+8 or stack 9-8 was positive or negative instead of repeating the code. Overall, I couldn't get it to under 67 ALMs but made large improvement from the original 450+!

Assignment 4 Appendix

Figure 1. Main module code containing instantiations of all the project modules.

```
⊟module AbsDab(
 1
2
3
                 input clk,
                 input signed [7:0] a, output reg [8:0] c, output wire d);
 4
5
6
7
8
9
           integer i;
assign d = ~a[7];
reg [7:0] b;
10
            always @ (negedge clk)
11
                 begin
if (a
12
                      (a < 0)
b = -a;
13
14
15
16
                 else
                       b = a;
17
                 18
19
20
21
22
23
24
25
26
27
        ᆸ
                      c = {c[7:0], b[7 - i]};

if (i < 7 && c[3:0] > 4)

c[3:0] = c[3:0] + 3;

else if (i < 7 && c[7:4] > 4)

c[7:4] = c[7:4] + 3;
                       end
                 end
            endmodule
```

Figure 2. Module that takes the absolute value of the top of stack and performs the double dabble algorithm on the absolute value, for export to the display module.

```
⊟module Display(
     1234567
                                        input clk,
input [8:0] a,
output reg [6:0] b,
output reg [6:0] c,
output reg [6:0] d);
                           always @ (posedge clk)
begin
case(a[8])
0: b = 7'b1000000;
1: b = 7'b1111001;
default: b = 7'b1000000;
     8
                   10
11
12
13
14
15
16
17
18
19
20
                                         endcase
                                       Case (a[7:4])
0: c = 7'b1000000;
1: c = 7'b1111001;
2: c = 7'b0100100;
3: c = 7'b0110000;
4: c = 7'b0011001;
5: c = 7'b0010010;
6: c = 7'b0000010;
7: c = 7'b1111000;
8: c = 7'b0010000;
9: c = 7'b0011000;
endcase
                     占
21
22
23
24
25
26
27
28
29
                                         endcase
                                       Case (a[3:0])
0: d = 7'b1000000;
1: d = 7'b1111001;
2: d = 7'b0100100;
3: d = 7'b0100101;
5: d = 7'b0010010;
6: d = 7'b0010010;
7: d = 7'b1111000;
8: d = 7'b0000000;
9: d = 7'b001000;
endcase
                     占
30
31
32
33
34
35
 36
37
38
39
40
41
42
                                         endcase
                                         end
                            endmodule
```

Figure 3. Display module code that takes in the double dabble number computed in the previous module, and displays the BCD on the three number hex display at each negedge of the clock, just after the ALU does computations.

```
□module ALU(
input [k,
input [8:0] a,
output reg signed [7
output reg [4:0] c,
output reg [0:0] d);
      4
5
6
7
                                                                                                                                                                             b9.
                                                                                                                                                                             b8,
b7,
                                                                                                                                                                             b6,
b5,
      8
                                                                                                                                                                              b4,
                                                                                                                                                                             b3,
b2,
 10
11
12
13
14
15
16
17
18
19
22
22
24
25
26
27
28
29
30
31
33
33
34
35
37
                                                                                                                                                                             b0.
                                 integer i;
assign x = b9 + b8;
assign y = b9 - b8;
                                  initial
                                                begin
i = 0;
d = 0;
c = 0;
                               always @ (posedge clk)
begin
c <= c + 1;
if (a[8])
begin
b9 <= a[7:0];
b8 <= b9;
b7 <= b8;
b6 <= b7;
b5 <= b6;
b4 <= b5;
b3 <= b4;
                        38
39
40
41
                                                                b3 <= b4;
b2 <= b3;
                                                                 b1 <=
42
                                                                 b0 <= b1;
                                                                 end
```

```
eno
else
begin
case (a[1:0])
0: begin
if ((b9 > 0 && b8 > 0 && x < 0) || (b9 < 0 && b8 < 0 && x > 0))
d <= 1;
else
b9 <= b9 + b8;
end
1: begin
if ((b9 > 0 && b8 < 0 && y < 0) || (b9 < 0 && b8 > 0 && y > 0))
d <= 1;
else
b9 <= b9 + b8;
end
1: begin
if ((b9 > 0 && b8 < 0 && y < 0) || (b9 < 0 && b8 > 0 && y > 0))
d <= 1;
else
b9 <= b9 - b8;
end
2: begin
b9 <= b9 * b8;
end
3: begin c <= c - 1; end
endcase
b8 <= b7;
b7 <= b6;
b6 <= b5;
b7 <= b6;
b6 <= b7;
b7 <= b6;
b6 <= b7 <= b7 <br/>b7 <= b6;
b6 <= b7 <= b7 <br/>b7 <= b6;
b6 <= b7 <= b7 <br/>b7 <= b7 <= b7 <br/>b7 <= b7 <= b7 <br/>b7 <= b7 <br/>b7 <= b7 <= b7 <br/>b7 <= b6;
b7 <br/>b7 <= b7 <br/>b7 <br/>b7 <= b7 <br/>b7 <br/>b7 <= b7 <br/>b7 <br/>b7 <= b7 <br/>b7 <b
```

Figure 4. Main ALU code, that takes in the instruction from the rom, updates the pc for the next instruction, and has operations to push a number to the top of stack while shifting the rest down, and the compute addition subtraction (with overflow detection) and multiplication while moving the rest of the stuck up. Halt will ensure the pc remains the same to complete the computations.

```
timescale 10ns/lns
module splitstack_tb();

reg clk;
splitstack ss1(clk);

initial
begin

clk = 0;
$monitor("$d $b $b $b $b", $realtime, HEXO, HEX1, HEX2, HEX3, LEDR);

#15
$stop;
end

always
begin
#1 clk = ~clk;
end
endmodule
```

Figure 5. Testbench code, to which registers for the hex displays and led were added after the taking of this photo. Full code for the testbench can be found in the archived project from quartus.




Figure 6. Simulation for ROMA, using waveform simulation because modelsim could not retrieve the altsyncram library. Shows proper function, outputting a value of 7 on the hex displays as expected through hand calculations and as seen on the FPGA board.






Figure 7. Simulation for ROM B (example B) showing proper functioning again, outputting the expected value of -14. Again, simulation was done in the waveform editor as the ROM could not be synthesized outside of the ALU and Main Module Code using the altsyncram library on the laboratory computers.

Logic utilization (in ALMs) 83 / 18,480 (< 1 %)

Figure 8. Logic Utilization of the main module, showing a usage of 83 ALMs. Optimization procedures can be found in the written report if documentation need to be seen.








Figure 9. RTL View of the module, including the instantiation of ROMB which is very similar to ROMA. A more detailed view can be found in the main Quartus project.