

Computer Architecture  
Machine Representation, Fundamentals and  
Control

Cain Susko

Queen's University  
School of Computing

February 13, 2022

## Complete Memory Addressing Modes

D Constant Displacement

Rb Base register: any of the 16 registers

Ri Index register: any register except `%rsp`

S Scale: 1, 2, 4, 8 (only these numbers)

There are also some special cases:

<b>(Rb,Ri)</b>	<b>Mem[Reg[Rb]+Reg[Ri]]</b>
<b>D(Rb,Ri)</b>	<b>Mem[Reg[Rb]+Reg[Ri]+D]</b>
<b>(Rb,Ri,S)</b>	<b>Mem[Reg[Rb]+S*Reg[Ri]]</b>

Here are some examples of address computation.

<code>%rdx</code>	<code>0xf000</code>
<code>%rcx</code>	<code>0x0100</code>

Expression	Address Computation	Address
<code>0x8(%rdx)</code>	<code>0xf000 + 0x8</code>	<code>0xf008</code>
<code>(%rdx,%rcx)</code>	<code>0xf000 + 0x100</code>	<code>0xf100</code>
<code>(%rdx,%rcx,4)</code>	<code>0xf000 + 4*0x100</code>	<code>0xf400</code>
<code>0x80(,%rdx,2)</code>	<code>2*0xf000 + 0x80</code>	<code>0x1e080</code>

## Arithmetic and Logic Operations

**Address Computation Instruction** Is denoted by `leaq src dest`

Where *src* is the address mode expression and sets *dest* to address denoted by expression.

It can be used to compute memory addresses without a memory reference (In C this would be equiv. to `p = &x[i]`)

It can also be used for computing arithmetic expressions of the form  $x + k * y$  where  $k = \{1, 2, 4, 8\}$ . For example:

<pre>long m12(long x) {     return x*12; }</pre>	<p><b>Converted to ASM by compiler:</b></p> <pre>leaq (%rdi,%rdi,2), %rax # t &lt;- x+x*2 salq \$2, %rax           # return t&lt;&lt;2</pre>
--	--

There are also a host of other more common arithmetic operations: Note

Format	Computation
<code>addq</code>	<code>Src, Dest</code> <code>Dest = Dest + Src</code>
<code>subq</code>	<code>Src, Dest</code> <code>Dest = Dest - Src</code>
<code>imulq</code>	<code>Src, Dest</code> <code>Dest = Dest * Src</code>
<code>salq</code>	<code>Src, Dest</code> <code>Dest = Dest &lt;&lt; Src</code>
<code>sarq</code>	<code>Src, Dest</code> <code>Dest = Dest &gt;&gt; Src</code>
<code>shrq</code>	<code>Src, Dest</code> <code>Dest = Dest &gt;&gt; Src</code>
<code>xorq</code>	<code>Src, Dest</code> <code>Dest = Dest ^ Src</code>
<code>andq</code>	<code>Src, Dest</code> <code>Dest = Dest &amp; Src</code>
<code>orq</code>	<code>Src, Dest</code> <code>Dest = Dest   Src</code>

that numbers are in 2's complement and **Watch Out** for the argument order. Also, there is no distinction between signed and unsigned integers.

Here are some examples of Arithmetic operations with addresses:

```
long arith
(long x, long y, long z)
{
    long t1 = x+y;
    long t2 = z+t1;
    long t3 = x+4;
    long t4 = y * 48;
    long t5 = t3 + t4;
    long rval = t2 * t5;
    return rval;
}
```

```
leaq    (%rdi,%rsi), %rax    # t1
addq    %rdx, %rax          # t2
leaq    (%rsi,%rsi,2), %rdx
salq    $4, %rdx            # t4
leaq    4(%rdi,%rdx), %rcx   # t5
imulq    %rcx, %rax          # rval
ret
```

Register	Use(s)
%rdi	Argument x
%rsi	Argument y
%rdx	Argument z
%rax	t1, t2, rval
%rdx	t4
%rcx	t5

## Summary - so far

- The History of Intel Processors / x86
- System assembly and machine code
- Assembly basics: registers, operands, etc.
- Arithmetic

## Control

Control aka Condition Codes are one of the four following:

*CF ZF SF OF.*

They are also known as status flags. These control the flow of computation. They each do the following:

*CF* Carry Flag (for unsigned)

*SF* Sign Flag (for signed)

*ZF* Zero Flag

*OF* Overflow Flag (for signed)

## Implicitly Set Condition Codes

Given the example `addq src dest ↔ t = a+b` These flags are implicitly set in arithmetic operations:

- *CF* is set if there is an unsigned overflow (carry out most significant bit)
- *ZF* is set if `t == 0`
- *SF* is set if `t < 0` (as signed)
- *OF* is set if two's complement overflow (signed overflow)

Note: that these are not set by the `leaq` instruction

## Explicitly Set Condition Codes

We can set the flags explicitly by using `cmpq Src1 Src2`, which is like computing  $a - b$  without setting a destination, This will cause the following flags:

- **CF set** if carry out from most significant bit (used for unsigned comparisons)
- **ZF set** if `a == b`
- **SF set** if `(a-b) < 0` (as signed)
- **OF set** if two's-complement (signed) overflow

We can also explicitly set the flags by using the `testq Src1 Src2`, which is like computing  $a \& b$  without setting a destination. This will cause the following:

- Sets condition codes based on value of Src1 & Src2
- Useful to have one of the operands be a mask
- **ZF** set when  $a \& b == 0$
- **SF** set when  $a \& b < 0$

**Reading Condition Codes** We can use `SetX` instructions to set the low order byte destination to 1 or 0 based on the combinations of condition codes. They do not alter the remaining 7 bytes and are comprised of the following:

SetX	Condition	Description
<b>sete</b>	<b>ZF</b>	Equal / Zero
<b>setne</b>	<b>~ZF</b>	Not Equal / Not Zero
<b>sets</b>	<b>SF</b>	Negative
<b>setns</b>	<b>~SF</b>	Nonnegative
<b>setg</b>	<b>~ (SF^OF) &amp; ~ZF</b>	Greater (Signed)
<b>setge</b>	<b>~ (SF^OF)</b>	Greater or Equal (Signed)
<b>setl</b>	<b>(SF^OF)</b>	Less (Signed)
<b>setle</b>	<b>(SF^OF)   ZF</b>	Less or Equal (Signed)
<b>seta</b>	<b>~CF &amp; ~ZF</b>	Above (unsigned)
<b>setb</b>	<b>CF</b>	Below (unsigned)

Note: typically use `movzbl` to finish the job.

Below are some examples.

```
int gt (long x, long y)
{
    return x > y;
}
```

Register	Use(s)
%rdi	Argument <b>x</b>
%rsi	Argument <b>y</b>
%rax	Return value

```
cmpq    %rsi, %rdi    # Compare x:y
setg    %al           # Set when >
movzbl  %al, %eax     # Zero rest of %rax
ret
```

However, While this technique is useful, it is not how we will normally change flags. We will explore this in the next lesson