DDS Waveform Generation Reference Design for LabVIEW FPGA (Archived)

Publish Date: Jan 26, 2016

Overview

One common method used to generate repetitive, arbitrary waveforms with high degrees of frequency and phase control digital synthesis (DDS). This reference design shows how you can easily add a DDS waveform generator to your LabVIE application and output waveforms with milliHz or better relative frequency control as well as precise phase control betwee multiple waveforms.

Table of Contents

- 1. Overview
- 2. DDS Theory
- 3. FPGA DDS Implementation
- 4. Using the FPGA DDS Generator
- 5. DDS Generator Host Interface
- 6. Examples

This content has been archived and is no longer being monitored or maintained. Please use the code with cautic

The examples for this article are contained in a LabVIEW 2012 project in the ZIP file above. Unzip the file on your local h and open the LabVIEW project file.

1. Overview

The reference design and example presented in this article illustrates how you can add a DDS (direct digital synthesis) w generator to your LabVIEW FPGA-based application. By specifying your own reference waveform in a look-up table you generate any waveform using the DDS framework.

These waveforms are specified point-by-point and can be any shape within the restrictions of the hardware that is general signal. It is possible to integrate glitches, drift, noise, and other anomalies in a signal that allows for the testing of real-work conditions that a device might encounter when not in a controlled environment..

2. DDS Theory

The core component of a DDS waveform generator is the accumulator. The accumulator is a running counter which store current phase value of the generated waveform. The rate at which the accumulator is updated and the accumulator incre value determine the frequency of the generated waveform. For example if the accumulator is updated 360 times per sect the accumulator increment is one degree, then the generated frequency is 1 Hz (360 degrees per second). When the acc phase value reaches the maximum (360 degrees) it rolls over and starts again at 0 degrees. In order to represent the phase value reaches the accumulator commonly uses 32-, 48-, or 64-bit for the counter. In a 32-bit accumulator the phase value range from 0 to 4294967295 which represents one full cycle of the reference waveform or 0 to 360 degrees.

The current accumulator (phase) value is used to perform a lookup operation in a lookup table of the reference waveform determine the next output value. The lookup table contains one cycle of the waveform to be generated and typically contato 8192 sample points which represent the waveform.

Because the accumulator value typically has a lot more resolution than the reference waveform, limited by the number of the lookup operation may also perform an interpolation between two samples in the reference waveform. This is done ba the extra resolution in the accumulator value and returns a more accurate update value which provides better frequency and less harmonic distortion in the generated signal.

A more detailed description of DDS can be found in Understanding Direct Digital Synthesis (DDS) (http://zone.ni.com/devzone/cda/tut/p/id/5516).

3. FPGA DDS Implementation

The LabVIEW project included in this article contains several FPGA examples that use a sine and triangle DDS generato These VIs can be reused without changes in your own application or can be adapted to the needs of your application.

The core of the FPGA DDS generator VIs (FPGA DDS SineGen IP.vi, FPGA DDS TriangleGen IP.vi) are the accumulato waveform lookup.

Accumulator

The accumulator in the DDS generator is a 32-bit counter. Each time the DDG generator VI is called the accumulator incident current accumulator phase value by the specified Accumulator Increment. The Saturation Add function automatically that when the maximum phase value is reached the accumulator value rolls over back to 0. The DDS generator VI includ Reset input which reinitializes the Accumulator Value. This can be used to synchronize multiple DDS generators used in application VI.

1/6

www.ni.com




Figure 1: DDS Accumulator implemented in LabVIEW FPGA

Waveform Lookup

The waveform lookup portion of the DDS generator uses the current accumulator phase value to return the current wavel value from a reference waveform look-up table. The reference waveform is easily stored using the configurable LabVIEW Look-up Table function. You can define the size of your sample waveform and the waveform values using the configuration of the look-up table. For our examples we are using a 2048-sample reference waveform, representing one cycle of our rewaveform.




Figure 2: Configuring the reference waveform lookup table

The first step in performing the lookup operation is to apply an optional phase offset from the accumulator value. This alloprecise control of the phase offset between multiple synchronized DDS generators.




Figure 3: Waveform lookup function for DDS generation

The resulting value is the current phase of the waveform output represented as a 32-bit value. For our example we are use 2048 sample reference waveform stored in a look-up table. 2048 samples is equivalent to 11-bit sample resolution (2^11 Therefore the top 11 bits of the phase value determine which sample from the reference waveform will be used. The Logic (shift -5) and Split Number functions return the top 11 bits as one value and the next 16 bits as a separate value. For exa top 11 bits may return sample index 420.




Figure 4: DDS reference waveform with sample index

Using the next 16 bits in the phase value we can more accurately determine the output value by interpolating two adjacer in the reference waveform. For our example, let's assume the next 16 bits contain the value 30609. In the LabVIEW FPG Look-up Table function we represent the range between two adjacent samples of our reference waveform using a 16 bit i with a possible range of 0 to 65535. In our example the desired value (30609) lies about 46% along the way from sample sample 421. By interpolating between these two sample points on the reference waveform, the look-up table function returnore accurate output value for the DDS generated waveform.




Figure 5: DDS reference waveform with interpolated data sample

The interpolated output value is scaled by the Signal Amplitude provided to the VI. The value returned from the look-up to example is a signed integer in the range of -32768 to 32767. This value is multiplied by the Signal Amplitude returning an integer and then scaled by a -15 Logical Shift (divide by 32768) to return a value in the range of -Signal Amplitude to +Signal Amplitude.

The scaled output value is returned from the FPGA DDS Generator VI and can then be passed to the analog output or fu processed in the FPGA VI.

4. Using the FPGA DDS Generator

The FPGA DDS Generator VI is placed as a subVI in the loop used to generate the waveform signal. Each call to the DD generator increments the accumulator and returns the next value for the waveform signal. The output of the DDS generator passed to an analog output node or can be further processed on the FPGA. In the example provided with this article the the DDS generator is passed through a shift register before updating the analog output. This pipelining technique allows operation of the DDS generator and analog output to happen in parallel and enables a higher update rate of the physical On an R Series board this example will run with the maximum 1 MHz update rate of the analog outputs.




Figure 6: Using the FPGA DDS Generator VI

Synchronizing Multiple DDS Generators

The FPGA DDS Generator VI is implemented as re-entrant subVI so that you can place multiple DDS generators in one of VI. One common application of multiple DDS generators in one loop is to generate a number of synchronized waveform swith variable amplitude and phase offsets. In the example below, once you have configured the desired frequency (Accur Increment), phase shift and signal amplitude, you cycle the Reset Accumulators flag which will synchronize all three DDS generators to be synchronized and generate signals with the specified phase offsets.

3/6

www.ni.com




Figure 7: Generating three synchronized sine waveforms with controlled phase offset

5. DDS Generator Host Interface

From the host application only the configuration parameters of the DDS generator are required. Provided with the examp article is a host subVI which is useful to scale the waveform generator configuration parameters from engineering units to binary values used on the FPGA.




Figure 8: Host example calling the FPGA DDS waveform generator

In order to calculate the accumulator increment we multiply the desired waveform frequency by the range of the accumulation gives us the total phase accumulation per second. This we divide by the frequency of the update loop, which tells us the increment per update.

For a 20 kHz waveform we calculate that the accumulator needs to count up 20000 * (2^32) per second >> 85899345920 Divided by the 1 MHz update rate in our example, this gives us an accumulator increment of 85899346.

The phase shift is converted to the range of the accumulator as a ratio of a full cycle. A 45 degree phase shift is 0.125 of (45/360), which converts to 0.125^* $(2^32) = 536870912$ for the accumulator phase shift.

The signal amplitude binary value is based on the scaling of the converter or analog output that will be used. A common ration is 32768 per 10 V (I16 range for a +/-10 V signal). For a desired amplitude of 5V this comes out to a binary signal a 16384.

4/6

www.ni.com




Figure 9: Scaling the DDS generator parameters on the host

6. Examples

This article includes several examples of using the FPGA DDS generator. The examples are targeted to a NI PXI-7831R http://sine.ni.com/nips/cds/view/p/lang/en/nid/11873) card but can be adapted to any targets supported by LabVIEW FPG possible update rates and waveform frequencies will be determined by the particular FPGA hardware chosen.

DDS Generation Sine 1-ch.vi

Simple example generating a single sine wave from analog output 0

DDS Generation Sine 3-ch.vi

Simple example generating three sine waves from analog output 0, 1 and 2

DDS Generation Sine 3-ch with DMA Monitor.vi

Example generating three sine waves from analog output 0, 1 and 2. The analog output values are streamed to the host application for display using DMA.

DDS Generation Sine 3-ch with Acquisition.vi

Example generating three sine waves from analog output 0, 1 and 2. The FPGA VI also acquires the same signals on an inputs 0,1, and 2. (The user must make the external connection between analog output and input channels.) The analog and acquired input values are streamed to the host application for display using DMA.

DDS Generation Triangle 3-ch with DMA Monitor.vi

Example generating three triangle waves from analog output 0, 1 and 2. The analog output values are streamed to the horapplication using DMA.

Customer Reviews

2 Reviews | Submit your review (

http://zone.ni.com/apps/utf8/nidz_display_comments.create_comment?p_title=DDS+Waveform+Generation+Reference)

5/6

```
PRODUCT
                                                     SUPPORT
                                                                                                          COMPANY
Order status and history (http://www.ni.com/status/) Submit a service request ( https://sine.ni.com/srm/app/myServiceRequests)
                                                                                                          About National Instruments ( http://www.ni.com/company/)
Order by part number (
http://sine.ni.com/apps/utf8/nios.store?action=purchalsla_nioals (http://www.ni.com/manuals/)
                                                                                                          Events (http://www.ni.com/events/)
                                                     Drivers (http://www.ni.com/downloads/drivers/)
                                                                                                          Careers (http://www.ni.com/careers/)
Activate a product (
http://sine.ni.com/myproducts/app/main.xhtml?lang=@Miance Partners (http://www.ni.com/alliance/)
Order and payment information ( http://www.ni.com/how-to-buy/)
MISSION
NI equips engineers and scientists with systems
that accelerate productivity, innovation, and
discovery.
         (http://twitter.com/niglobal)
http://www.facebook.com/NationalInstruments)
http://www.linkedin.com/company/3433?trk=tyah)
         (http://www.ni.com/rss/)
http://www.youtube.com/nationalinstruments)
  Contact Us (http://www.ni.com/contact-us/)
TRUSTe >
(http://privacy.truste.com/privacy-seal/National-Instruments-Corporation/validation?rid=bc6daa8f-7051-4eea-b7b5-fb24dcd96d95)
Legal (http://www.ni.com/legal/) | © National Instruments. All rights reserved. | Site map (
http://www.ni.com/help/map.htm)
```

6/6 www.ni.com