

## REFERENCES

- [1] L. Chua, "Memristor-The missing circuit element," in *IEEE Transactions on Circuit Theory*, vol. 18, no. 5, pp. 507-519, September 1971, doi: 10.1109/TCT.1971.1083337.
- [2] Strukov, D., Snider, G., Stewart, D. et al. The missing memristor found. *Nature* 453, 80–83 (2008).
- [3] Amirsoleimani, A., Alibart, F., Yon, V., Xu, J., Pazhouhandeh, M.R., Ecoffey, S., Beilliard, Y., Genov, R. and Drouin, D. (2020), In-Memory Vector-Matrix Multiplication in Monolithic Complementary Metal–Oxide–Semiconductor-Memristor Integrated Circuits: Design Choices, Challenges, and Perspectives. *Adv. Intell. Syst.*, 2: 2000115. <https://doi.org/10.1002/aisy.202000115>
- [4] Karunaratne, G., Le Gallo, M., Cherubini, G. et al. In-memory hyperdimensional computing. *Nat Electron* 3, 327–337 (2020).
- [5] Kanerva, P. Hyperdimensional Computing: An Introduction to Computing in Distributed Representation with High-Dimensional Random Vectors. *Cogn Comput* 1, 139–159 (2009).
- [6] Yao, P., Wu, H., Gao, B. et al. Fully hardware-implemented memristor convolutional neural network. *Nature* 577, 641–646 (2020). <https://doi.org/10.1038/s41586-020-1942-4>.
- [7] Li, C., Wang, Z., Rao, M. et al. Long short-term memory networks in memristor crossbar arrays. *Nat Mach Intell* 1, 49–57 (2019). <https://doi.org/10.1038/s42256-018-0001-4>.
- [8] Rahimi Azghadi, M., Chen, Y., Eshraghian, J.K., Chen, J., Lin, C., Amirsoleimani, A., Mehonic, A., Kenyon, A.J., Fowler, B., Lee, J.C. and Chang, Y. (2020), Complementary Metal-Oxide Semiconductor and Memristive Hardware for Neuromorphic Computing. *Adv. Intell. Syst.*, 2: 1900189. <https://doi.org/10.1002/aisy.201900189>
- [9] Ielmini, D., Wong, H.S.P. In-memory computing with resistive switching devices. *Nat Electron* 1, 333–343 (2018). <https://doi.org/10.1038/s41928-018-0092-2>
- [10] Sebastian, A., Le Gallo, M., Khaddam-Aljameh, R. et al. Memory devices and applications for in-memory computing. *Nat. Nanotechnol.* 15, 529–544 (2020). <https://doi.org/10.1038/s41565-020-0655-z>
- [11] Le Gallo, M., Sebastian, A., Mathis, R. et al. Mixed-precision in-memory computing. *Nat Electron* 1, 246–253 (2018). <https://doi.org/10.1038/s41928-018-0054-8>
- [12] Yi, W., Savelfev, S., Medeiros-Ribeiro, G. et al. Quantized conductance coincides with state instability and excess noise in tantalum oxide memristors. *Nat Commun* 7, 11142 (2016). <https://doi.org/10.1038/ncomms11142>
- [13] Ambrogio, S., Narayanan, P., Tsai, H. et al. Equivalent-accuracy accelerated neural-network training using analogue memory. *Nature* 558, 60–67 (2018). <https://doi.org/10.1038/s41586-018-0180-5>
- [14] Du, C., Cai, F., Zidan, M.A. et al. Reservoir computing using dynamic memristors for temporal information processing. *Nat Commun* 8, 2204 (2017). <https://doi.org/10.1038/s41467-017-02337-y>
- [15] Lv, S., Liu, J., Geng, Z. (2020). Application of Memristors in Hardware Security: A Current State-of-the-Art Technology. *Advanced Intelligent Systems*, 3.
- [16] Zhang R , Jiang H , Wang ZR , Lin P , Zhuo Y , Holcomb D , Zhang DH , Yang JJ , Xia Q . Nanoscale diffusive memristor crossbars as physical unclonable functions. *Nanoscale*. 2018 Feb 8;10(6):2721-2726. doi: 10.1039/c7nr06561b. PMID: 29419836.
- [17] Jiang, H., Li, C., Zhang, R. et al. A provable key destruction scheme based on memristive crossbar arrays. *Nat Electron* 1, 548–554 (2018). <https://doi.org/10.1038/s41928-018-0146-5>.
- [18] Nili, H., Adam, G.C., Hoskins, B. et al. Hardware-intrinsic security primitives enabled by analogue state and nonlinear conductance variations in integrated memristors. *Nat Electron* 1, 197–202 (2018). <https://doi.org/10.1038/s41928-018-0039-7>.
- [19] Yang, C., Hu, Q., Yu, Y., Zhang, R., Yao, Y., Cai, J. (2015). Memristor-Based Chaotic Circuit for Text/Image Encryption and Decryption. 2015 8th International Symposium on Computational Intelligence and Design (ISCID). doi:10.1109/iscid.2015.156.
- [20] Jiening Wu, Lidan Wang, Guanrong Chen, Shukai Duan. A memristive chaotic system with heart-shaped attractors and its implementation. *Chaos, Solitons Fractals*, Volume 92, 2016, Pages 20-29, ISSN 0960-0779.
- [21] P. Chen and S. Yu, "Technological Benchmark of Analog Synaptic Devices for Neuroinspired Architectures," in *IEEE Design Test*, vol. 36, no. 3, pp. 31-38, June 2019, doi: 10.1109/MDAT.2018.2890229.
- [22] P. Chen, X. Peng and S. Yu, "NeuroSim: A Circuit-Level Macro Model for Benchmarking Neuro-Inspired Architectures in Online Learning," in *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 37, no. 12, pp. 3067-3080, Dec. 2018, doi: 10.1109/TCAD.2018.2789723.