19/03/2025, 12:11 dsp\_test

# Libraries

In [1]:

```
import numpy as np # Data manipulation
         from pynq import allocate, Overlay, MMIO # Access HWH, BIT, and AXI-LITE
         import matplotlib.pyplot as plt # Plot data
         import time # Track elapsed time
         import os # Access to OS interfaces dependent functionality
In [2]: # Explicitly set working directory
         os.chdir("/home/xilinx/jupyter_notebooks/Notebook_Tests/dsp_test")
         print(f"Verifying notebook's working directory: {os.getcwd()}")
         print(os.listdir())
         Verifying notebook's working directory: /home/xilinx/jupyter_notebooks/Notebook_Te
         sts/dsp test
         ['design_dsp.bit', 'dsp_test.ipynb', '.ipynb_checkpoints', 'design_dsp.hwh']
In [3]: # Explicitly set working directory
         os.chdir("/home/xilinx/jupyter_notebooks/Notebook_Tests/dsp_test")
         print(f"Verifying notebook's working directory: {os.getcwd()}")
         print(f"Files in current working directory: {os.listdir()}")
         # Download bistream & parse HWH for IPI block diagram
         ol = Overlay("design_dsp.bit") # hwh is parsed here
         # Interrogate HWH & display information about design
         print(f"IP blocks: {ol.ip_dict.keys()}")
         print(f"\nram_re: {ol.ip_dict['ram_re_0']}")
         Verifying notebook's working directory: /home/xilinx/jupyter_notebooks/Notebook_Te
         sts/dsp_test
         Files in current working directory: ['design_dsp.bit', 'dsp_test.ipynb', '.ipynb_c
         heckpoints', 'design_dsp.hwh']
         IP blocks: dict_keys(['axi_dma', 'ram_re_0', 'zynq_ultra_ps_e_0'])
         ram_re: {'type': 'CoRSoC:VMC:ram_re:1.0', 'mem_id': 'ram_re_ip_s_axi', 'memtype':
         'REGISTER', 'gpio': {}, 'interrupts': {}, 'parameters': {'Component_Name': 'design
         _1_ram_re_0_2', 'EDK_IPTYPE': 'PERIPHERAL', 'C_RAM_RE_IP_S_AXI_BASEADDR': '0xA0010
         000', 'C_RAM_RE_IP_S_AXI_HIGHADDR': '0xA001FFFF', 'CLK_DOMAIN': 'design_1_zynq_ult
         ra_ps_e_0_0_pl_clk0', 'FREQ_HZ': '96968727', 'HAS_TKEEP': '0', 'HAS_TLAST': '1',
         'HAS_TREADY': '0', 'HAS_TSTRB': '0', 'INSERT_VIP': '0', 'LAYERED_METADATA': 'xilin
         x.com:interface:datatypes:1.0 {TDATA {datatype {name {attribs {resolve_type immedi}}
         ate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs
         {resolve_type immediate dependency {} format long minimum {} maximum {}} value 16}
         bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} ma
         ximum {}} value 0} real {fixed {fractwidth {attribs {resolve_type immediate depend
         ency {} format long minimum {} maximum {}} value 15} signed {attribs {resolve_type
         immediate dependency {} format bool minimum {} maximum {}} value true}}}}}}', 'PHA
        SE': '0.0', 'TDATA_NUM_BYTES': '2', 'TDEST_WIDTH': '0', 'TID_WIDTH': '0', 'TUSER_WIDTH': '0', 'ADDR_WIDTH': '1', 'ARUSER_WIDTH': '0', 'AWUSER_WIDTH': '0', 'BUSER_WIDTH': '0', 'DATA_WIDTH': '32', 'HAS_BRESP': '1', 'HAS_BURST': '0', 'HAS_CACHE':
         '0', 'HAS_LOCK': '0', 'HAS_PROT': '0', 'HAS_QOS': '0', 'HAS_REGION': '0', 'HAS_RRE
         SP': '1', 'HAS_WSTRB': '1', 'ID_WIDTH': '0', 'MAX_BURST_LENGTH': '1', 'NUM_READ_OU
         TSTANDING': '1', 'NUM_READ_THREADS': '1', 'NUM_WRITE_OUTSTANDING': '1', 'NUM_WRITE
         _THREADS': '1', 'PROTOCOL': 'AXI4LITE', 'READ_WRITE_MODE': 'READ_WRITE', 'RUSER_BI
        TS_PER_BYTE': '0', 'RUSER_WIDTH': '0', 'SUPPORTS_NARROW_BURST': '0', 'WUSER_BITS_P
         ER_BYTE': '0', 'WUSER_WIDTH': '0'}, 'registers': {}, 'driver': <class 'pynq.overla</pre>
         y.DefaultIP'>, 'device': <pynq.pl_server.embedded_device.EmbeddedDevice object at
         0xfffff8bd5c6a0>, 'state': None, 'bdtype': None, 'phys_addr': 2684420096, 'addr_ran
```

ge': 65536, 'fullpath': 'ram\_re\_0'}

19/03/2025, 12:11 dsp test

```
# Get name of ram re
In [4]:
        ram_re = ol.ip_dict['ram_re_0']['fullpath']
        print(f"\nram_re name: {ram_re}")
        # Get base address of ram_re
        print(f"\nram_re address: {int(hex(ol.ip_dict['ram_re_0']['phys_addr']),16)}")
        print(f"ram_re address hex: {hex(ol.ip_dict['ram_re_0']['phys_addr'])}")
        ram_re_addr = 0xa0010000
        # Get address range of ram_re
        print(f"\nram_re address range: {int(hex(ol.ip_dict['ram_re_0']['addr_range']),16)}
        print(f"ram_re address range hex: {hex(ol.ip_dict['ram_re_0']['addr_range'])}")
        ram_re_addr_range = 0x10000
        # Create MMIO object to interact with AXI Lite interface of ram_re
        ram_re_mmio = MMIO(ram_re_addr, ram_re_addr_range)
        print(f"\nram_re_mmio: {ram_re_mmio}")
        ram_re name: ram_re_0
        ram re address: 2684420096
        ram re address hex: 0xa0010000
        ram_re address range: 65536
        ram_re address range hex: 0x10000
        ram_re_mmio: <pynq.mmio.MMIO object at 0xffff8bd5c970>
In [5]:
        #print("==== AXI-LITE ====\n\n")
        input data = 1
        address_offset = 0x0 # Must be multiple of 4
        ram_re_mmio.write(address_offset, input_data)
        time.sleep(0.1)
        print(f"Data sent to ram_re: {ram_re_mmio.read(address_offset)}")
        #print("\n\n==== DMA =====\n\n")
        # Get the DMA instance
        dma = ol.axi_dma
        plt.subplots(figsize=(12,10))
        for i in range(10):
            if i == 7:
                input data = 0
                address offset = 0x0 # Must be multiple of 4
                ram_re_mmio.write(address_offset, input_data)
                time.sleep(0.1)
                 print(f"Data sent to ram re: {ram re mmio.read(address offset)} after iter
            # Allocate memory for DMA transfer
            output_buffer = allocate(shape=(50,), dtype=np.uint16)
            # Start DMA transfer
            dma.recvchannel.transfer(output buffer)
            dma.recvchannel.wait()
            # Adapt DMA output
            result = output_buffer.astype(np.int16)
            if i == 1:
                 temp_output_buffer_1 = output_buffer
                 temp_result_1 = result
            if i == 8:
                 temp_output_buffer_8 = output_buffer
```

19/03/2025, 12:11 dsp test

```
temp_result_8 = result

# Plot data
plt.subplot(5,2,i+1)
plt.plot(result, label="dsp_RAM")
plt.xlabel("Sample Index [n]")
plt.ylabel("Magnitude")
plt.title(f"Output Buffer Plot {i}")
plt.grid(True)
plt.tight_layout()
plt.show()

#print(f"DMA output of iter {i}:\n {output_buffer}")
print(f"\ndma_re data of iter 1:\n {temp_result_1}")

rint(f"\ndma_re data of iter 8:\n {temp_result_8}")
'''
```

'\n#print("===== AXI-LITE =====\n\n")\ninput\_data = 1\naddress\_offset = 0x0 # Must Out[5]: be multiple of 4\nram\_re\_mmio.write(address\_offset, input\_data)\ntime.sleep(0.1)\n print(f"Data sent to ram\_re: {ram\_re\_mmio.read(address\_offset)}")\n\n#print("\n\n= ==== DMA =====\n\n")\n# Get the DMA instance\ndma = ol.axi\_dma \n\nplt.subplots(fi if i == 7:\n gsize=(12,10)\nfor i in range(10):\n input\_data = 0\n address\_offset = 0x0 # Must be multiple of  $4\n$ ram\_re\_mmio.write(address\_of print(f"Data sent to ram\_re: fset, input\_data)\n time.sleep(0.1)\n {ram\_re\_mmio.read(address\_offset)} after iter {i}")\n\n # Allocate memory for D MA transfer\n output\_buffer = allocate(shape=(50,), dtype=np.uint16)\n\n tart DMA transfer\n dma.recvchannel.transfer(output\_buffer)\n dma.recvchanne l.wait()\n\n # Adapt DMA output\n result = output\_buffer.astype(np.int16)\n if i == 1:\n temp\_output\_buffer\_1 = output\_buffer\n temp\_resul  $t 1 = result \ n$ if i == 8:\n temp\_output\_buffer\_8 = output\_buffer\n temp\_result\_8 = result\n # Plot data\n  $plt.subplot(5,2,i+1)\n$ lt.plot(result, label="dsp\_RAM")\n plt.xlabel("Sample Index [n]")\n plt.ylab el("Magnitude")\n plt.title(f"Output Buffer Plot {i}")\n plt.grid(True)\npl \nplt.show()\n\n#print(f"DMA output of iter {i}:\n {output\_buf t.tight\_layout() fer}")\nprint(f"\ndma\_re data of iter 1:\n {temp\_result\_1}")\n\nrint(f"\ndma\_re da ta of iter 8:\n {temp\_result\_8}")\n'

## Test 2


```
#print("===== AXI-LITE =====\n\n")
In [6]:
        input data = 0 # Reset signal
        address_offset = 0x0 # Must be multiple of 4
        ram_re_mmio.write(address_offset, input_data)
        time.sleep(0.1)
        print(f"Reset signal sent to ram_re: {ram_re_mmio.read(address_offset)}")
        input_data = 1 # Enable signal
        ram re mmio.write(address offset, input data)
        time.sleep(0.1)
        print(f"Data sent to ram_re: {ram_re_mmio.read(address_offset)}")
        #print("\n\n==== DMA =====\n\n")
        # Get the DMA instance
        dma = ol.axi dma
        plt.subplots(figsize=(12,10))
        for i in range(10):
            if i == 7:
                input data = 0
                address offset = 0x0 # Must be multiple of 4
                ram_re_mmio.write(address_offset, input_data)
                time.sleep(0.1)
                print(f"Data sent to ram_re: {ram_re_mmio.read(address_offset)} after iter
```

19/03/2025, 12:11 dsp\_test

```
# Allocate memory for DMA transfer
   output_buffer = allocate(shape=(50,), dtype=np.uint16)
   output_buffer.fill(0) # Ensure buffer is zeroed before transfer - flush
   # Start DMA transfer
   dma.recvchannel.transfer(output_buffer)
   dma.recvchannel.wait()
   # Adapt DMA output
   result = output_buffer.astype(np.int16)
   if i == 1:
       temp_output_buffer_1 = output_buffer
       temp_result_1 = result
   if i == 8:
       temp_output_buffer_8 = output_buffer
       temp_result_8 = result
   # Plot data
   plt.subplot(5,2,i+1)
   plt.plot(result, label="dsp_RAM")
   plt.xlabel("Sample Index [n]")
   plt.ylabel("Magnitude")
   plt.title(f"Output Buffer Plot {i}")
   plt.grid(True)
plt.tight_layout()
plt.show()
#print(f"DMA output of iter {i}:\n {output_buffer}")
print(f"\ndma_re data of iter 1:\n {temp_result_1}")
print(f"\ndma_re data of iter 8:\n {temp_result_8}")
```

```
Reset signal sent to ram_re: 0
Data sent to ram_re: 1
Data sent to ram_re: 0 after iter 7
```

19/03/2025, 12:11 dsp\_test



file:///C:/Users/andre/Downloads/dsp\_test (1).html

In [ ]:

In [ ]: