





MT7623A-test full ball



Title		
MT7623_DRAM		
Size	Document Number	Rev
B	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 1 of 25





MT7623A-test full ball




MT7623A-test full ball

Title		
MT7623_MSDC		
Size B	Document Number U7623-10	Rev 1.0
Date:	Tuesday, August 04, 2020	Sheet 2 of 25






Title		
MT7623_MIPI_WB		
Size	Document Number	Rev
B	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 4 of 25





MT7623	UART-0	I2C-2
GPIO123	UTX0	SCL2
GPIO122	URX0	SDA2

















I2S0 Audio Codec

Title			MT7623_I2S_WM8960
Size	Document Number	Rev	
B	U7623-10	1.0	
Date:	Tuesday, August 04, 2020	Sheet	5 of 25






MT7623A-test full ball




Title			
MT7623_ETH			
Size	Document Number		Rev
B	U7623-10		1.0
Date:	Tuesday, August 04, 2020	Sheet	7 of 25


When GE2 Group for MT7623 internal used,  
please keep floating outside



Default








RGMIIPath





Title			
MT7623_RGMIIPath			
Size	Document Number	Rev	
B	U7623-10	1.0	
Date:	Tuesday, August 04, 2020	Sheet	8 of 25








Chip Reset Source  
One is from PMIC, the other is from RESET IC





Title		
MT7623_PMIC_JTAG		
Size	Document Number	Rev
B	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 10 of 25


GigaSwitch Hardware Trap				
Pin Name	Trap	Fuction	Description	Default
P0_LED_0	HWTRAP[0]	HT_CHIP_MODE[0]	chip_mode[3:0] 4'b0000: IDDQ mode 4'b0001: IOTEST mode 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST 4'b0101: SCAN mode (internal) 4'b0110: SCAN-COMP mode (compression) 4'b0111: SCAN-MBIST-OLT mode 4'b1000: AFE-OLT mode 4'b1001: GPHY ATE mode 4'b1010: GPHY ADUMP mode 4'b1011: GPHY ADUMP probe mode 4'b1100: Reserved 4'b1101: Reserved 4'b1110: bootup probe mode 4'b1111: normal mode	4'b1111
P1_LED_0	HWTRAP[1]	HT_CHIP_MODE[1]		
P2_LED_0	HWTRAP[2]	HT_CHIP_MODE[2]		
P0_LED_1	HWTRAP[3]	HT_CHIP_MODE[3]		
P0_LED_2	HWTRAP[4]	HT_EEPROM_EN	1'b0: disable external EEPROM 1'b1: External EEPROM used	1'b1
P1_LED_1	HWTRAP[5]	HT_C_MDIO_BPS_N	1'b0: Directly access PHY registers via C_MDC/C_MDIO 1'b1: Indirectly access PHY registers	1'b1
P1_LED_2	HWTRAP[6]	HT_P5_INTF_DIS	1'b0: enable 1'b1: disable	1'b1
P2_LED_1	HWTRAP[7]	HT_P5_INTF_MODE	1'b0: GMII/MII 1'b1: RGMII	1'b1
P2_LED_2	HWTRAP[8]	HT_P6_INTF_DIS	1'b0: enable 1'b1: disable	1'b1
P3_LED_0	HWTRAP[9]	HT_XTAL_FSEL[0]	External Crystal Frequency Selection xtal_freq_sel[1:0]  2'b11: 25MHz	2'b11
P4_LED_0	HWTRAP[10]	HT_XTAL_FSEL[1]		
P3_LED_2	HWTRAP[12]	HT_SMI_ADDR[1:0]	chip_smi_addr[4:3] Bits 4 and 3 of the chip SMI address	2'b11
P3_LED_1	HWTRAP[11]		chip_smi_addr[2:0] = 3'b111	
P4_LED_1	HWTRAP[13]	HT_P5_INTF_SEL	1'b0: connect to GPHY4 1'b1: connect to GMAC5	1'b1
P4_LED_2	HWTRAP[14]	HT_LOOPDET_DIS	1'b0: loop detection enable 1'b1: loop detection disable	1'b1




Ethernet HW Trapping  
4b'1111 Normal Mode  
2b'11 25MHz




Title		
Boot Strapping_Ethernet_LED		
Size	Document Number	Rev
C	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 11 of 25





Title		
XMER_RJ45		
Size	Document Number	Rev
B	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 13 of 25



Title		XMER_RJ45	
Size	Document Number	Part Number	
D	U7623-10		

PIN Number+1 为正+























Title				
EMMC_NAND				
Size B	Document Number U7623-10			Rev 1.0
Date:	Friday, August 07, 2020		Sheet	18 of 25






# LTE-M.2-USB3.0-PCIE












$$= 0.6 \times (1 + 90/20)$$



$$= 3.3\text{V} / 3.5\text{A}$$



$$= 0.6 \times (1 + 110/15)$$


$$= 5\text{V} / 5\text{A}$$

File		
Power_3.3V_5V		
Size	Document Number	Rev
C	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 23 of 25



$$V_{out} = 0.8 \left( 1 + \frac{R1}{R2} \right)$$

1.15V R2:27K R1:12K  
1.09V R2:33K R1:12K  
1.20V R2:24K R1:12K



$$V_{out} = 0.6 \left( 1 + \frac{R416}{R418} \right)$$

1.15V: 16.5K / 18K

Title		
PWR_1.15VD_1.15VA_1.8VA		
Size	Document Number	Rev
B	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 24 of 25



## 1.15V VPROC (CPU)

Always ON



## 1.35V For DDR3L (DRAM+Controller)

Always ON



Always ON

## 1.0V Giga Core



Always ON

## 1.15V VCore



## BUCK




Always ON

## 3.3V Giga PHY



Reserved CAP

default +3.3V\_Pcie +3.3VD and +3.3VIC is megre




R457 is for  
AVDD33\_USB and  
AVDD33\_USB\_P2  
pin

## PMIC MT6323L Power Management



VIO18\_PMB G2156



## 1.8V/3.3V

VMC\_PMU

Fix 3.3V


Always ON

## AVDD18 Group



Reserved CAP

AVDD18\_IC must be to add 10 ohm and close MT7623 AVDD18\_AP pin



R456 is for AVDD18\_USB\_P2 and AVDD18\_USB pin

File		
Power Connection		
Size	Document Number	Rev
C	U7623-10	1.0
Date:	Tuesday, August 04, 2020	Sheet 25 of 25