

Mt7623 core module

Pupfish-MT7623A Spec

Specification Version 1.0.0

Author: RIVER

August 10, 2017



Revision	Date	Contents of Revision Change	Remark
1.0.0	2017-08-03	First release	



1 Introdution

The Pupfish-MT7623A module use the MT7623A chipset. MT7623A is a highly integrated network router system-on-chip used for high wireless performance, home entertainment, home automation and so on .

MT7623 is fabricated with advanced silicon process and integrates a Quad-core ARM® Cortex-A7 MPCoreTM operating up to 1.3GHz and more DRAM bandwidth. This SoC also includes a variety of peripherals, including MIPI, RGMII, PCIe2.0, USB2.0 OTG ,USB3.0 ports, and 5-port GbE switch. To support popular network applications, MT7623A also implements 10/100/1000 Ethernet RGMII interface, embedded a 5-ports Giga switch and supports 802.11ac/n WLAN connection thru its PCIe port.

MT7623A includes two wireless connectivity functions, WLAN, Bluetooth. The RF parts of those two blocks are put in the MT6625L chip. With two advanced radio technologies integrated into one single chip, MT7623A/MT6625L provides the best and most convenient connectivity solution among the industry. MT7623A/MT6625L implements advanced and sophisticated Radio Coexistence algorithms and hardware mechanisms.

Besides the connectivity features, the hardware-based NAT engine with QoS embedded in MT7623A transporting the audio/video streams in higher priority than other non-timely services also enriches the home entertainment application. The SFQ separating P2P sessions from audio/video ones so that MT7623A guarantees the streaming service.

With the advanced technology and abundant features, MT7623A is well positioned to be the core of nextgeneration Smart WiFi AP router, and home gateway systems.


The Pupfish-MT7623A module include all the function from MT7623A chipset, it has two DDR3, a fast SPI flash. it will make the module runs faster.

Features

- Embedded Quad-core ARM® Cortex-A7 MPCore operating at 1.3GHz
- 2 x 512MB DDR3, 1 x 64Mbit SPI FLASH
- Use MT6323. It is a ideal for power management of 2G, 3G, smart phones and other portable systems.
- 1 x USB3.0, 2 x usb2.0, 5-ports Giga switch, 1 x JTAG, 1 x rgmii, 1 x aux, 2 x I2S, 2 x SPI, 1 x PCIE, 1 x I2C, 1 x PCM.
 - 1 x UART, 1 x MSDC, 2x PCIE, 1 x PCIE2.0/USB3.0
- VoIP support (I2S, PCM)
- Audio interface (I2S, PCM)



2 FUNCTIONAL BLOCK DIAGRAM




4




3 MECHANICAL

Dimensions	Length	Width	Height
(mm)	96.50	96.50	6.00
()	(Tolerance:±0.2mm)	(Tolerance:±0.2mm)	(Tolerance:±0.2mm)





Pin describe:





PIN NO.	FUNCTION	DESCRIPTION	
1	GND	GROUND	
2	NCEB1	NAND flash chip select1	
3	USB DM P2	USB port2 data pin Data- (USB2.0 OTG)	riana a
4	USB_DP_P2	USB port2 data pin Data+ (USB2.0 OTG)	USB2. 0
5	GPI045	NAND flash chip select0	
6	GPI0237	Serial flash data bit #0	
7	USB_0C0#	External interrupt input3	
8	+ 5V_VBUS_OTG	+ 5V POWER IN	
9	+ 5V_VBUS_OTG	+ 5V POWER IN	
10	USB_DM_1	USB port1 data pin Data- (USB3.0)	
11	USB_DP_1	USB port1 data pin Data+ (USB3.0)	
12	USB_TX_P1_1	USB port1 SS data pin TX+ (USB3.0)	USB3. 0
13	USB_TX_N1_1	USB port1 SS data pin TX- (USB3.0)	USDS. 0
14	USB_RX_P1	USB port1 SS data pin RX+ (USB3.0)	
15	USB_RX_N1	USB port1 SS data pin RX- (USB3.0)	
16	GND	GROUND	
17	GND	GROUND	
18	ESW_TXVP_A_PO	Port #0 MDI Transceivers	
19	ESW_TXVN_A_PO	Port #0 MDI Transceivers	
20	GND	GROUND	
21	ESW_TXVP_B_PO	Port #0 MDI Transceivers	
22	ESW_TXVN_B_PO	Port #0 MDI Transceivers	
23	GND	GROUND	
24	ESW_TXVP_C_PO	Port #0 MDI Transceivers	
25	ESW_TXVN_C_PO	Port #0 MDI Transceivers	
26	GND	GROUND	
27	ESW_TXVP_D_PO	Port #0 MDI Transceivers	
28	ESW_TXVN_D_PO	Port #0 MDI Transceivers	
29	GND	GROUND	Gigabit
30	ESW_TXVP_A_P1	Port #1 MDI Transceivers	Ethernet
31	ESW_TXVN_A_P1	Port #1 MDI Transceivers	
32	GND	GROUND	
33	ESW_TXVP_B_P1	Port #1 MDI Transceivers	
34	ESW_TXVN_B_P1	Port #1 MDI Transceivers	
35	GND	GROUND	
36	ESW_TXVP_C_P1	Port #1 MDI Transceivers	
37	ESW_TXVN_C_P1	Port #1 MDI Transceivers	
38	GND	GROUND	
39	ESW_TXVP_D_P1	Port #1 MDI Transceivers	
40	ESW_TXVN_D_P1	Port #1 MDI Transceivers	



41	CATE	ODOLIND	
41	GND	GROUND	-
42	ESW_TXVP_A_P2	Port #2 MDI Transceivers	-
43	ESW_TXVN_A_P2	Port #2 MDI Transceivers	-
44	GND	GROUND	_
45	ESW_TXVP_B_P2	Port #2 MDI Transceivers	_
46	ESW_TXVN_B_P2	Port #2 MDI Transceivers	_
47	GND	GROUND	-
48	ESW_TXVP_C_P2	Port #2 MDI Transceivers	_
49	ESW_TXVN_C_P2	Port #2 MDI Transceivers	_
50	GND	GROUND	_
51	ESW_TXVP_D_P2	Port #2 MDI Transceivers	
52	ESW_TXVN_D_P2	Port #2 MDI Transceivers	
53	GND	GROUND	
54	ESW_TXVP_A_P3	Port #3 MDI Transceivers	
55	ESW_TXVN_A_P3	Port #3 MDI Transceivers	
56	GND	GROUND	
57	ESW_TXVP_B_P3	Port #3 MDI Transceivers	
58	ESW_TXVN_B_P3	Port #3 MDI Transceivers	
59	GND	GROUND	Gigabit
60	ESW_TXVP_C_P3	Port #3 MDI Transceivers	Ethernet
61	ESW_TXVN_C_P3	Port #3 MDI Transceivers	
62	GND	GROUND	
63	ESW_TXVP_D_P3	Port #3 MDI Transceivers	
64	ESW_TXVN_D_P3	Port #3 MDI Transceivers	
65	GND	GROUND	
66	ESW_TXVP_A_P4	Port #4 MDI Transceivers	
67	ESW_TXVN_A_P4	Port #4 MDI Transceivers	
68	GND	GROUND	
69	ESW_TXVP_B_P4	Port #4 MDI Transceivers	
70	ESW_TXVN_B_P4	Port #4 MDI Transceivers	
71	ESW_TXVP_C_P4	Port #4 MDI Transceivers	
72	ESW_TXVN_C_P4	Port #4 MDI Transceivers	
73	GND	GROUND	
74	ESW_TXVP_D_P4	Port #4 MDI Transceivers	
75	ESW_TXVN_D_P4	Port #4 MDI Transceivers	
76	GND	GROUND	1
77	TRST	JTAG reset	
78	TDO	JTAG data input	
79	TMS	JTAG mode select	JTAG
80	TCK	JTAG clock]
81	RTCK	return signal test clock	



	JTAG data output	TDI	82
JTAG	Power on reset	NRST	83
	JTAG target reset	JTAG_RESET	84
	1.8V	+ 1.8V	85
	1.8V	+ 1.8V	86
	1.8V	+ 1.8V	87
	GROUND	GND	88
	GPI0255	GPI0255	89
	GPI0253	GPI0253	90
	Gigabit Ethernet RESET	GE_RST_N	91
	RGMII2 TX data bit #3	G2_TXD3_R	92
	RGMII2 TX data bit #2	G2_TXD2_R	93
	RGMII2 TX data bit #1	G2 TXD1 R	94
	RGMII2 TX data bit #0	G2 TXD0 R	95
	RGMII2 TX data valid	G2 TXEN P	96
	RGMII2 TX clock	G2_TXCLK_R	97
	GROUND	GND	98
RGMII	RGMII2 RX data bit #0	G2 RXDO	99
	RGMII2 RX data bit #1	G2 RXD1	100
7	RGMII2 RX data bit #2	G2 RXD2	101
	RGMII2 RX data bit #3	G2 RXD3	102
	RGMII2 RX data valid	G2 RXDV	103
\neg	RGMII2 RX clock	G2 RXCLK	104
	PHY management clock	MDC 1	105
	PHY management data	MDIO 1	106
	GPI015	 GPI015	107
	GPI014	GPI014	108
	GPIO	SPIO_CSN2	109
	GPIO	SPIO CK2	110
	26MHz co-clock enable input	SRCLKENI	111
1	GPI0124	GPI0124	112
	GPI0125	GPI0125	113
1	AuxADC external input channel 0	AUX INO	114
	AuxADC external input channel 1	AUX IN1	115
	AuxADC external input channel 2	AUX IN2	116
AUX	AuxADC external input channel 3	AUX IN3	117
\dashv	AuxADC external input channel 4	AUX IN4	118
	AuxADC external input channel 5	AUX IN5	119
	GROUND	GND	120
-	I2S master clock for CODEC	GPI037	121



123	GPI034	I2S data input	
124	GPI035	I2S bit clock	I2S
125	GPI033	I2S data output	
126	GND	GROUND	
127	GND	GROUND	
128	GND	GROUND	
129	GND	GROUND	
130	GND	GROUND	
131	GND	GROUND	
132	GND	GROUND	
133	GND	GROUND	
134	GND	GROUND	
135	GND	GROUND	
136	GND	GROUND	
137	GND	GROUND	
138	GND	GROUND	
139	GND	GROUND	
140	GND	GROUND	
141	VBAT_F	POWER IN	
142	VBAT_F	POWER IN	
143	VBAT_F	POWER IN	
144	VBAT_F	POWER IN	
145	VBAT_F	POWER IN	
146	VBAT_F	POWER IN	
147	GND	GROUND	
148	GND	GROUND	
149	GND	GROUND	
150	GND	GROUND	
151	GND	GROUND	
152	GND	GROUND	
153	GND	GROUND	
154	GND	GROUND	
155	GND	GROUND	
156	GND	GROUND	
157	GND	GROUND	
158	GND	GROUND	
159	GND	GROUND	
160	GND	GROUND	
161	GND	GROUND	
162	GND	GROUND	
163	GND	GROUND	



165	164	GND	GROUND	
166				
167				
169				
169	168	+ 12VD	+ 12V	
170				
171			+ 12V	
172	171	+ 12VD	+ 12V	
173				
174 GND GROUND 175 GND GROUND 176 + 5V_PCIE PCIE POWER + 5V 177 + 5V_PCIE PCIE POWER + 6V 178 + 5V_PCIE PCIE POWER + 7V 179 + 5V_PCIE PCIE POWER + 8V 180 + 5V_PCIE PCIE POWER + 9V 181 GND GROUND 182 GND GROUND 183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3v3 ENABLE 3.3v 195 GPIO7 SPI port1 clock SPI 1 197 GPIO8				
175 GND GROUND 176 + 5V_PCIE PCIE POWER + 5V 177 + 5V_PCIE PCIE POWER + 6V 178 + 5V_PCIE PCIE POWER + 7V 179 + 5V_PCIE PCIE POWER + 8V 180 + 5V_PCIE PCIE POWER + 9V 181 GND GROUND 182 GND GROUND 183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GP107 SPI port1 clock SPI 1 196 GP10199 SPI port1 data in SPI port1 data out <				
176				
177				
178 + 5V_PCIE PCIE POWER + 7V 179 + 5V_PCIE PCIE POWER + 8V 180 + 5V_PCIE PCIE POWER + 9V 181 GND GROUND 182 GND GROUND 183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3.3V 195 GPIO7 SPI port1 chip select 196 GPI0199 SPI port1 chip select 197 GPI08 SPI port1 data in 198 GPI09 SPI port1 data out 199 GND GROUND 200 GND				
179				
180 + 5V_PCIE PCIE POWER + 9V 181 GND GROUND 182 GND GROUND 183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPIO7 SPI port1 clock SPI port1 clock 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
181 GND GROUND 182 GND GROUND 183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
182 GND GROUND 183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPIO7 SPI port1 chip select 196 GPI0199 SPI port1 data in 197 GPI08 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
183 GND GROUND 184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GP107 SPI port1 chip select 196 GP10199 SPI port1 data in 197 GP108 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
184 GND GROUND 185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GP107 SPI port1 chip select 196 GP10199 SPI port1 clock SPI 1 197 GP108 SPI port1 data in SPI 1 198 GP109 SPI port1 data out GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
185 GND GROUND 186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3.3V 195 GP107 SPI port1 chip select 196 GP10199 SPI port1 data in 197 GP108 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GP10207 Pulse width modulator				
186 GND GROUND 187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock 197 GPI08 SPI port1 data in 198 GPI09 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
187 GND GROUND 188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
188 GND GROUND 189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3.3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
189 GND GROUND 190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out GROUND 199 GND GROUND GROUND 200 GND GROUND GROUND 201 GND GROUND GROUND 202 GND GROUND Pulse width modulator				
190 GND GROUND 191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3. 3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
191 GND GROUND 192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3.3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out GROUND 199 GND GROUND GROUND 200 GND GROUND GROUND 201 GND GROUND GROUND 202 GND GROUND GROUND 203 GPI0207 Pulse width modulator Pulse width modulator				
192 GND GROUND 193 GND GROUND 194 EN_3V3 ENABLE 3.3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
193 GND GROUND 194 EN_3V3 ENABLE 3.3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
194 EN_3V3 ENABLE 3.3V 195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock 197 GPI08 SPI port1 data in 198 GPI09 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
195 GPI07 SPI port1 chip select 196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 198 GPI09 SPI port1 data out GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
196 GPI0199 SPI port1 clock SPI 1 197 GPI08 SPI port1 data in SPI port1 data out 198 GPI09 SPI port1 data out GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
197 GPI08 SPI port1 data in 198 GPI09 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator		GPI0199		SPI 1
198 GPI09 SPI port1 data out 199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator			~	5111
199 GND GROUND 200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator			-	
200 GND GROUND 201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator			_	
201 GND GROUND 202 GND GROUND 203 GPI0207 Pulse width modulator				
202 GND GROUND 203 GPI0207 Pulse width modulator				
203 GPI0207 Pulse width modulator				




205	GND	GROUND	
206	GND	GROUND	
207	I2C_SDA2	GPI0122	
208	I2C SCL2	GPI0123	
209	GND	GROUND	
210	GPI0257	GPI0257	
211	GPI0256	GPI0256	
212	GPI0204	Pulse width modulator	
213	GPI0205	Pulse width modulator	
214	GPI0206	Pulse width modulator	
215	I2C_SCL0	I2C clock	100
216	I2C_SDAO	I2C data	I2C
217	GND	GROUND	
218	I2SO_MCLK_CODEC	I2S master clock for CODEC	
219	I2SO_DATA_CODEC	I2S data output	
220	I2SO_BCK_CODEC	I2S bit clock	I2S
221	I2SO_LRCK_CODEC	I2S word select	
222	I2SO_DATA_IN_CODEC	I2S data input	
223	GND	GROUND	
224	GND	GROUND	
225	GND	GROUND	
226	PCM_HW_RST_N	PCM RESET	
227	PCM_RST_N	External interrupt input0	
228	PCM_SYNC	PCM frame sync	PCM
229	PCM_RX	PCM RX data	1 CM
230	PCM_TX	PCM TX data	
231	PCM_CLK	PCM clock	
232	SPIO_MO	SPI port0 data out	
233	SPIO_CK	SPI port0 clock	— SPI 0
234	SPIO_CSN	SPI port0 chip select	5110
235	SPIO_MI	SPI port0 data in	
236	URTS2	UART request to send	
237	UCTS2	UART clear to send	
238	UTXD2	UART TX data	UART
239	URXD2	UART RX data	
240	GND	GROUND	
241	MSDC1_WP	MSDC External interrupt input7	
242	MSDC1_DATA1	MSDC port1 data bit #1	MSDC
243	MSDC1_DAT2	MSDC port1 data bit #2	
244	MSDC1_INS	MSDC port1 card insert	
		MSDC port1 command	i



0.10	1		
246	MSDC1_CLK	MSDC port1 clock	
247	MSDC1_DAT0	MSDC port1 data bit #0	MSDC
248	MSDC1_DAT3	MSDC port1 data bit #3	
249	GND	GROUND	
250	PCIE_WAKE_N	PCIE External interrupt input6	
251	PCIEO_PERST_N	Audio clock in1	
252	PCIEO_CLKREO_N_IO33	GPI0250	
253	PCIE_CK_NO	PCIe port0 reference clock (negative)	
254	PCIE_CK_PO	PCIe port0 reference clock (positive)	DCIEO
255	PCIE_TX_P0	PCIe portO differential transmit TX+	PCIE0
256	PCIE_TX_NO	PCIe portO differential transmit TX-	
257	PCIE_RXP0	PCIe port0 differential receive RX +	
258	PCIE_RXN0	PCIe portO differential receive RX-	
259	GND	GROUND	
260	PCIE1_WAKE_N	External interrupt input5	
261	PCIE1_PERST_N	Audio clock in2	
262	PCIE1_CLKREQ_N_I033	GPI0252	
263	PCIE_TX_P1	PCIe port1 differential transmit TX+	
264	PCIE_TX_N1	PCIe port1 differential transmit TX -	DOTE
265	PCIE_RXP1	PCIe port1 differential receive RX +	PCIE1
266	PCIE_RXN1	PCIe port1 differential receive RX -	
267	PCIE_CK_P1	PCIe port1 reference clock (positive)	
268	PCIE_CK_N1	PCIe port1 reference clock (negative)	
269	GND	GROUND	
270	PCIE2_WAKE_N	External interrupt input4	
271	PCIE2_PERST_N	External interrupt input2	
272	PCIE2_CLKREQ_N_I033	GPI0254	
273	PCIE_CK_P2	PCIe port2 reference clock (positive)	
274	PCIE_CK_N2	PCIe port2 reference clock (negative)	PCIE2
275	PCIE_RXN2	PCIe port2 differential receive RX-	
276	PCIE_RXP2	PCIe port2 differential receive RX +	
277	PCOE_TX_N2	PCIe port2 differential transmit TX -	
278	PCIE_TX_P2	PCIe port2 differential transmit TX+	
279	USB_DMO	USB portO data pin Data-	LICE O O
280	USB DPO	USB portO data pin Data+	USB 2.0




4 BLOCK DIAGRAM OF SCHEMATIC





5 Reflow Soldering Temperature Curve





6 Module Operating Environment

Working temperature: 0 °C to 40 °C;

Storage temperature: -40 °C to 70 °C;

Humidity: 10% to 90% RH no condensation;

Storage humidity: 5% to 90% RH no condensation.