

MT7623A Datasheet

Version: Preliminary

Release date: 2015-11-12

© 2015 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited. Specifications are subject to change without notice.



Overview

MT7623A is a highly integrated network router system-on-chip used for high wireless performance, home entertainment, home automation and so on.

MT7623 is fabricated with advanced silicon process and integrates a Quad-core ARM® Cortex-A7 MPCoreTM operating up to 1.3GHz and more DRAM bandwidth. This SoC also includes a variety of peripherals, including MIPI, RGMII, PCIe2.0, USB2.0 OTG ,USB3.0 ports, and 5-port GbE switch. To support popular network applications, MT7623A also

Applications:

- Internet service router
- Wireless router
- Home security gateway
- Home automation
- NAS devices
- iNICs
- Switch control processor

implements 10/100/1000 Ethernet RGMII interface, embedded a 5-ports Giga switch and supports 802.11ac/n WLAN connection thru its PCIe port.

MT7623A includes two wireless connectivity functions, WLAN, Bluetooth. The RF parts of those two blocks are put in the MT6625L chip. With two advanced radio technologies integrated into one single chip, MT7623A/MT6625L provides the best and most convenient connectivity solution among the industry. MT7623A/MT6625L implements advanced and sophisticated Radio Coexistence algorithms and hardware mechanisms.

Besides the connectivity features, the hardware-based NAT engine with QoS embedded in MT7623A transporting the audio/video streams in higher priority than other non-timely services also enriches the home entertainment application. The SFQ separating P2P sessions from audio/video ones so that MT7623A guarantees the streaming service.

With the advanced technology and abundant features, MT7623A is well positioned to be the core of next-generation Smart WiFi AP router, and home gateway systems.

Key Features


- Embedded Quad-core ARM® Cortex-A7 MPCore operating at 1.3GHz
 - 32KB L1 I-Cache and 32KB L1 D-Cache
 - 512KB unified L2 Cache
 - NEON/FPU
 - DVFS technology
- 32-bit LPDDR2 and DDR3/L
- NOR(SPI), NAND Flash(SLC/MLC), MSDC(4bits), eMMC4.5
- USB3.0 Host x 2 (2nd port share w/ PCle2.0)
- USB2.0 OTG x 1
- PCle2.0 Host x 3 (3rd port share w/ USB3.0)
- SPI, I2C, UART Lite, JTAG, MDC, MDIO, GPIO, PWM, ADC
- VoIP support (I2S, PCM)
- Audio interface (I2S, PCM)
- MIPI(2-lane)
- Deliver the super Samba performance via USB2.0/USB3.0/SD-XC
- One RGMII/MII interface
- Gigabit Switch

- 5 ports with full-line rate
- 5-port 10/100/1000Mbps MDI transceivers
- HW storage accelerator
 - HW NAT
 - 2Gbps wired speed
 - L2 bridge
 - IPv4 routing, NAT, NAPT
 - IPv6 routing, DS-Lite, 6RD, 6to4
- HW QoS
 - 16 hardware queues to guarantee the min/max bandwidth of each flow.
 - Seamlessly co-work with HW NAT engine.
 - 2Gbps wired speed.
- SFQ w/ 1k queues.
- HW Crypto Engine
 - Deliver 1 Gbps IPSec throughput
 - AES/3DES, MD5/SHA1/SHA2
- Green
 - Intelligent Clock Scaling (exclusive)
 - DDR: ODT off, Self-refresh mode
- Software: Linux 3.10.20 SDK, OpenWRT

Functional Block Diagram









Document Revision History

Revision	Date	Author	Description
Preliminary	2014-12-26	Ken Wu	Initial Release
	2015-5-15	Leon Chung	Change pin name of Serial Flash Interface
	2015-6-15	Leon Chung	 Section 2.2, add Reset Aux and Pull columns into pin description table Section 2.3.1, add EINT(External INT) column into pin share scheme table Add new sections 2.3.2 and 2.3.3
	2015-6-22	Leon Chung	1. Section 2.2, add IO reset state.
	2015-7-6	Leon Chung	1. Section 3.6, add amplitude value.
	2015-8-27	Yushu Xiao	1. Section 3.8, update power on sequence
	2015-9-15	Ken Wu Chungfa	Section 3.2, revised VCCK voltage range Section 3.3, add case temperature
	2015-10-28	Yushu Xiao	Section 2.4, revised boot download mode value
	2015-11-12	Leon Chung	1. Section 4.3, add "ARM" word in top marking.





MEDIATEK

Over	view			2
Key I	Featur	es		2
Func	tional	Block Dia	agram	2
Docui	ment R	evision His	tory	4
Table	of Co	ntents		5
1			res	
•			Features	
	1.1 1.2		V with MT6625L Features	
	1.2		eatures	
	1.4	Main Fea	tures Summary	10
2			idios duriniary	
2				12
	2.1	Ball Map	(Top View)riptions	12
	2.2			
	0.0	2.2.1	Constant Tie Pinsng Schemes	
	2.3	2.3.1	Pin share scheme	
		2.3.1	EINT Usage Tips	
		2.3.3	MIPI GPIO Usage Tips	
		2.3.4	xMII PHY/MAC Pin Mapping	
	2.4		Options	
3	Elect		racteristics	
	3.1		Maximum Ratings	
	3.2		ended Operating Range	
	3.3		Characteristics	
	3.4		Consumption	
	3.5		Conditions	
	3.6	External 2	XTAL Specification	37
	3.7	AC Electr	rical Characteristics	39
		3.7.1	DDR SDRAM Interface	39
7		3.7.2	RGMII Interface	
	Y	3.7.3	MII Interface (25 Mhz)	
		3.7.4	SPI Interface	
		3.7.5	I2S Interface	
		3.7.6	PCM Interface	
		3.7.7	I2C Interface	
	7	3.7.8	SDIO Interface	46





		3.7.9 NAND Flash Interface (Samsung Compatible Device)	47
	3.8	Power On Sequence	50
4	Pack	kage Information	51
	4.1	Dimensions - FBGA (21 x 21mm)	51
	•••	4.1.1 Diagram Key	52
	4.2	Reflow Profile Guideline	
		Tee Marking	53
	4.3	Top MarkingOrdering Information	53
	4.4	Ordering Information	54
List	s of	Tables and Figures	
Tabla	4 4 1	Main Features	40
Table	1-1 N	Ball Map	10
Table	2-1 L	Pin Description	12 14
Table	2-4 0	Constant tied pins	27
Table	2-3 F	Pin Share	28
Table	2-5 S	Strapping	34
Table	3-1 A	StrappingAbsolute Maximum Ratings	35
		Recommended Operating Range	
		Thermal Characteristics	
Table	3-5 C	Current Consumption	37
		External XTAL Specifications (AP)	
		External XTAL Specifications (ESW)	
		_PDDR2 SDRAM Interface Diagram Key	
		DDR3 SDRAM Interface Diagram Key	
		RGMII Interface Diagram Key	
		SPI Interface Diagram Key	
		I2S Interface Diagram Key	
		PCM Interface Diagram Key	
		I2C Interface Diagram Key	
		SDIO Interface Diagram Key	
Table	3-16	NAND Interface Diagram Key	48
		Power ON Sequence Diagram Key	
Table	4-1 F	Package Diagram Key	52
Figure	e 2-1	MII → MII PHY	33
Figure	e 2-2	RGMII → RGMII PHY	33
		RGMII→ RGMII MAC	
		RGMII Timing	
		MII Timing	
		SPI Timing	
		I2S Timing	
		PCM Timing	
		I2C TimingSDIO Timing	
		NAND Flash Command Timing	
ı ıgun	J-0	NAME I IASH COMMAND TIMING	41



Figure 3-9 NAND Flash Address Latch Timing	 47
Figure 3-10 NAND Flash Write Timing	
Figure 3-11 NAND Flash Read Timing	
Figure 3-12 Power ON Sequence	
Figure 4-1 Package Dimension	
Figure 4-2 Reflow profile	5
Figure 4-3 Top marking	



1 General Features

1.1 Platform Features

• AP MCU subsystem

- Quad-core ARM® Cortex-A7 MPCoreTM operating at 1.3 GHz
- NEON processing engine with SIMDv2 / VFPv4 ISA support
- 32KB L1 I-cache and 32KB L1 Dcache
- 512KB unified L2 cache
- DVFS technology with adaptive operating voltage from 1.05V to 1.31V

CONN MCU subsystem

Andes N9 processor with 32KB I cache, 16KB D-cache

External memory interface

- Supports LPDDR2, DDR3/L
- 32-bit data bus width
- Memory clock up to 533MHz(LPDDR2) and 800MHz(DDR3/L)
- Supports self-refresh/partial selfrefresh mode
- Low-power operation
- Programmable slew rate for memory controller's IO pads
- Supports dual rank memory device
- Advanced bandwidth arbitration control

Security

- ARM® TrustZone® SecuritySecurity boot
- Crypto engine(IPSEC/ DES/ 3DES/ AES/ ARC4/ MD5/ SHA1/ SHA2/ GHASH/ CRC32/ PRNG)
- Connectivity

- 3 PCle2.0 (3rd port is shared w/ USB3.0)
- 2 USB3.0 (2nd port is shared w/ PCI2.0)
- USB2.0 high-speed dual mode supporting 8 Tx and 8 Rx endpoints
 NAND flash controller supporting
- NAND flash controller supporting NAND bootable, iNAND2® and MoviNAND®
- UART for external devices and debugging interfaces
 - SPI master for external devices
- I2C to control peripheral devices,
- I2S master output and master/slave input for connection with optional external hi-end audio codec
- GPIOs
- 2 sets of memory card controller supporting(SD/ SDHC/ MS/ MSPRO/ MMC and SDIO2.0/3.0 protocols)
- IR Rx

Operating conditions

- Core voltage: 1.15V
- Processor DVFS+SRAM voltage : 1.05V~1.31V (Typ. 1.15V; Sleep mode 0.85V)
- I/O voltage: 1.8V/3.3VMemory: 1.2V/1.35V/1.5V
- Welliory: 1.27/1.337/– NAND: 1.8V/3.3V
- Clock source: 25MHz, 26MHz, 32.768kHz

Package

- FBGA 21x21mm 486 balls
- Ball pitch: 0.8mm



1.2 BT/WLAN with MT6625L Features

Common

- Self calibration
- Single TCXO and TSX for BT and WLAN
- Best-in-class current consumption performance
- OS supported: Android
- Intelligent BT/WLAN coexistence scheme
- Single antenna support for WLAN/Bluetooth

WLAN

- Single-band (2.4GHz) single stream 802.11 b/g/n MAC/BB/RF
- 802.11 d/h/k compliant
- Security: WFA WPA/WPA2 personal, WPS2.0, WAPI (hardware)
- QoS: WFA WMM, WMM PS
- Supports 802.11n optional features: STBC, A-MPDU, Blk-Ack, RIFS, MCS Feedback, 20/40MHz coexistence (PCO), unscheduled PSMP
- Supports 802.11w Protected Managed Frames
- Supports WiFi Direct (WFA P-2-P standard) and Wi-Fi Miracast (Wi-Fi Display)
- Supports Wi-Fi HotSpot 2.0
- Integrated PA with max 21dBm output power

- Typical -77.5 dBm 2.4GHz receiver sensitivity at 11g 54Mbps mode
- Per packet TX power control

Bluetooth

- Bluetooth specification v2.1+EDR
 Bluetooth specification 3.0+HS compliance
- Bluetooth v4.0 Low Energy (LE)
- Integrated PA with 10dBm (class 1) transmit power and Balun
 - Rx sensitivity: GFSK -95dBm, DQPSK -94dBm, 8-DPSK -88dBm
- Best-in-class BT/Wi-Fi coexistence performance
- Up to 4 piconets simultaneously with background inquiry/page scan
- Supports Scatternet
- Packet loss concealment (PLC) function for better voice quality
- Low-power scan function to reduce the power consumption in scan modes

WBT IPD

- Integrated matching network, balance band-pass filter, WBT diplexer.
- Fully integrated in one IPD die
- Supports single and dual antenna operation.

1.3 Switch Features

MT7623A switch is a highly integrated Ethernet switch with high performance and non-blocking transmission. It includes a 5-port Gigabit Ethernet MAC and a 5-port Gigabit Ethernet PHY for Dumb and Smart Switch applications. MT7623A enables an advanced power-saving feature to meet the market requirement. It complies with IEEE803.3az for Energy Efficient Ethernet and cable-length/link-down power saving mode. MediaTek's industry-leading techniques provide customers with the most cost-competitive and lowest power consumption Ethernet product in the industry.

- 5-port 10/100/1000Mbps MDI transceivers
- Accessible MAC address table with 2048 entries and auto aging and learning capabilities





- Programmable aging timer for MAC address table
- Supports programmable 1518/1536/1552 and 9K Jumbo frame length (Jumbo frame can't working with HNAT and HQoS)
- Supports SVL and IVL with 8 filtering database
- Supports RSTP and MSTP
- Supports 802.1X
- Supports 4K VLAN entries
- Supports VLAN ID tag and un-tag options for each port
- Supports double tagging VLAN
- Supports hardware port isolation
- Supports 8 priority queues per port
- Supports SP, WFQ, and SP+WFQ latency scheduler
- Supports Max-Min bandwidth scheduler
- Supports ingress and egress rate control
- Supports 64 sets of ACL rules
- Supports IPv4 and IPv6 multicast frames hardware forwarding
- Supports 40 MIB counters per port
- Supports Loop detection indicator
- Supports Broadcast/Multicast/Unknown frames storm suppression
- 10Base-T, 10Base-Te, 100Base-TX, and 1000Base-T compliant Transceivers
- Compliant with IEEE 802.3 Auto-Negotiation
- Supports 1 LED per GEPHY port
- Supports short-cable power saving
- Integrated MDI resistors
- Supports IEEE 802.3az Energy Efficient Ethernet

1.4 Main Features Summary

The following table covers the main features offered by MT7623A. Overall, the MT7623A supports the requirements of a high-level AP/router, and a number of interfaces together with a large maximum RAM capacity.

Table 1-1 Main Features

Features	MT7623A
CPU	ARM CA7 (1.3GHz, Quad-core), NEON
I-Cache, D-Cache	32kB, 32kB per core
L2 Cache	512KB
	HQoS 16 queues, SFQ 1k queues
HNAT/HQoS	HNAT 2Gbps forwarding
	(IPv4, IPv6 routing, DS-Lite, 6RD, 6to4)
DRAM data	32bit



Features	MT7623A						
LPDDR2	1066 Mbps (max 8Gb)						
DDR3/L	1600 Mbps (max 16Gb)						
SD	SD-XC class 10 (4bits, max 128GByte)						
eMMC	eMMC4.5 (max 128GByte)						
	ONFI2.0 (8bits, max 60b ECC)						
NAND (SLC type)	Small page 512-Byte (max 512Mbit)						
INAIND (OLO type)	Large page 2k-Byte (max 2GB)						
	Note that pin sharing w/ eMMC4.5.						
	1 (max 50MHz)						
SPI Flash (NOR)	3B addr mode (max 128Mbit)						
SFIT IdSIT (NOIX)	4B add. mode (max 512Mbit)						
	The 2 nd chip select is by pin sharing.						
MIPI	2-Lane						
PCIe	PCle2.0 x 3 (3 rd port pin sharing w/ USB3.0)						
USB	USB2.0 OTG x 1 (w/ BC 1.2)						
000	USB3.0 x 2 (2 nd port pin sharing w/ PCle2.0)						
Ethernet	5-port GSW + RGMII x 1						
I2S	2 (max 192k sample rate, 24bits)						
PCM	1 (4 ch)						
I2C	1 (Max 400kHz)						
120	The other two I2C are by pin sharing.						
SPI	2						
UART Lite	1						
UAIXT LILE	The other three UART Lite are by pin sharing						
IR RX	1						
JTAG	1/						
Package	FBGA 21 x 21 mm						



2 Pins

2.1 Ball Map (Top View)

Table 2-1 Ball Map

B MSCO MSCO MSCO MSDO MSD		1						1			<u> </u>	l	
B		1				5	6	7		7 9		11	
C	Α		_DAT7	_DAT1	_DAT4		NREB		0_3		USB_P2		USB_P2
D RD031 RD029 RD025 RD027 MSD02, DATS MSD02, DATS RD020 MSD02, DATS RD020 MSD02, DATS RD020 RD027 MSD02, DATS RD020 RD021 RD020 RD022 RD033 RD033 RD033 RD034 RD036 RD022 RD033 RD035 RD	В						NRNB		0_0				
D	С			GND			NCEB1	NCLE					USB_DP_ P2
F	D	RDQ31	RDQ29	RDQ25	RDQ27								AVSS_US B_P2
F	E	RDQ18	RDQ16	GND	RDQM2	RDQM3							PWRAP_S PI0_CSN
H RDQ30 RDQ28 GND RDQ32 RDQ32 GND PI0_CSN2 PWRAP_S PWRAP_S PWRAP_S PWRAP_S PI0_CK2 PWRAP_S PWRAP_S PI0_CK2 PWRAP_S PWRAP	F			RDQ20	RDQ22	RDQS3	RDQS3						
H R0030 R0025 R0032	G	RDQ17	RDQ19	RDQ21	RDQ23		Y						
K RRAS DDR3R RBA2 RCS1 GND VDD AVDD18 AVENT VCCK GND VCCK CK CK CK CK CK CK	Н	RDQ30	RDQ28	GND	RDQS2	RDQS2_	GND	A					PWRAP_S PI0_CK
R	J			RDQ24	RDQ26	RCLK1	RCLK1 -		GND	VCCK	VCCK	VCCK	GND
R. RA9 RWE RBA0 GND VCCK GND GND VCCK GND GND CRCC N RA3 RA0 RA5 RA13 GND VDD EMI VCCK GND G	К	RRAS		RBA2	RCS1		GND				VCCK	GND	VCCK_VP ROC
M	L	RCS0	RCAS	GND	RA2	RA15	GND		TP_MEM PLL	VCCK	VCCK	GND	VCCK_VP ROC
R	М			RA9	RWE	RBA0	GND		GND	VCCK	GND	GND	VCCK_VP ROC
R	N	RA3	RA0	RA5	RA13	7	GND		VCCK	GND	GND	GND	GND
R	Р	RA4	RBA1	GND	RA11	RA12	RA7		GND	VCCK	GND	GND	GND
ROLE RATE	R			RA6	RA1	RCLK0_	RCLK0		VCCK	GND	GND	GND	GND
V RDQ15 RDQ13 RDQ30 RDQ30 VCCK VCCK DVDD28_I 2S W RDQ4 RDQ6 RDQ2 RDQ0 RDQ31_ RDQ31 DVDD28_MSDC1 DVDD28_MSDC1 Y RDQ5 RDQ7 GND RDQM0 RDQ31_ RDQ31_ RDQ31_ AVSS_PCIE_P0_ AVDD11_PCIE_P1_ AVDD13_USB_DM0 USB_DM0 USB_DM0 USB_DM0 USB_DM0 USB_DM0 USB_DM0 USB_DM0 USB_DM0 USB_DM0 AVDD11_PCIE_P0_ AVDD11_PCIE_P1_ PCIE_CIE_P1_ AVDD11_PCIE_P1_ AVDD11_PCIE_P1_ AVDD11_PCIE_P1_ AVDD11_PCIE_P1_ AVDD11_PCIE_P1_PCIE_P1_ PCIE_CK_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_P1_PCIE_PCIE_P1_PCIE_PCIE_PCIE_PCIE_PCIE_PCIE_PCIE_PCIE	Т	RCKE	RA10	RA14	RA8				VCCK	GND	GND	GND	VCCK
W RDQ4 RDQ6 RDQ2 RDQ0 RDQ31_ RDQ31 DVDD28_MSDC1 DVDD28_MSDC1 USB_DI Y RDQ5 RDQ7 GND RDQM0 AVDD11_PCIE_P0 AVDD11_NSDC1 USB_DM0 <	U	RDQ9	RDQ11	RDQM1	GND	GND			VCCK			VCCK	VCCK
W RDQ4 RDQ5 RDQ7 GND RDQM0 RDQS1 RDQS1 MSDC1 MSDC1 AVDD13_ USB_DM0 AVDD11_PCIE_PC AVDD11_PCIE_PC AVDD11_PCIE_PC PCIE_CK PCIE_CK PCIE_VR AVSS_SSU USB_RM0 <	٧			RØQ15	RDQ13	RDQS0	RDQS0	VCCK	VCCK				
RDQ1 RDQ3 PCIE_V AVSS AVDD11_ PCIE_P1 USB USB_DP0 AVDD1	w	RDQ4	RDQ6	RDQ2	RDQ0	RDQS1_	RDQS1						USB_DM1
A RDQ1 RDQ14 RDQ12 DVDD18_I PCIE_C PCIE_P1 PCIE_CK P1 PCIE_CK P2 PCIE_CK P1 PCIE_CK P1 PCIE_CK P2 PCIE_CK P1 PCIE_CK P1 PCIE_CK P2 PCIE_CK P1 P	Υ	RDQ5	RDQ7	GND	RDQM0						AVDD33_ USB	USB_DM0	USB_DP1
B ROUTE ROUTE COMMODITION KNO TXN1 PT T_P1 SB O A MSDC1 CDAT1 REXTD MSDC1 DVD18_I DAT3 PCIE_C RP0 PCIE_C RP0 PCIE_C RP0 PCIE_C RP1 PCIE_C RP2				RDQ1	RDQ3							USB_DP0	AVDD18_ SSUSB
C _DAT1 N _DAT2 _DAT3 O KP0 TXP1 IE N1 P2 T_P0 0 A MSDC1 D INS MSDC1 CCK MSDC1 D INS PCIE_T D INS PCIE_RX D INS PCIE_RX D INS PCIE_CK D INS USB_TXNO A GND D INS MSDC1 D INS PCIE_T D INS PCIE_R D INS PCIE_R D INS AVDD18_D INS USB_TXPO		RDQ8	RDQ10	RDQ14	RDQ12					PCIE_CK P1	PCIE_VR T_P1	AVSS_SSU SB	USB_RXN 0
D _INS _CMD _CLK													USB_RXP 0
E DATO CE_PO XNO CIE XNO N1 USB USB USB_IXPO												USB_TXN0	
		GND										USB_TXP0	
1 2 3 4 5 6 7 6 9 10 11 12		1	2	3	4	5	6	7	8	9	10	11	12





13	14	15	16	17	18	19	20	21	22	23	24	25	
RTC32K_	14	GPIO2	10	26M_CL	10	AVSS1	REFP	21	G2_RX	G2_TXE	G2_TXD	GND	Α
CK SRCLKE		50 GPIO2		KSQ GPIO25		8_AP AVDD1	AUX_IN		D2 G2 RX	N G2 RX	0	G2_TXD	
NAI		51		6		8_AP	1		D1	CLK	GND	1	В
SRCLKE NA	SYSR STB	GPIO2 57	GPIO252	GPIO25 5	PCM_TX	PCM_C LK	AUX_IN 5	G2_RX DV	G2_RX D3	G2_TXC LK	G2_TXD 2	G2_TXD 3	С
	WATC HDOG	IR	GPIO254	GPIO25	PCM_R X	PCM_S YNC	AUX_IN 0	G2_RX D0	G2_MDI / O	G2_MD C			D
		EINT7		GPIO15	GPIO14	SPI1_C K	AUX_IN 2	SCL- ETH	ESW_P 2_LED0	ESW_P 0_LED1	ESW_X O	ESW_XI	Е
DVDD18 _IO_MSD C0		EINT5		GPIO12 3		SPI1_M I	AUX_IN 4	AUX_IN	ESW_P 1_LED0	ESW_P 0_LED0			F
DVDD18 _IO_NOR		EINT4		GPIO12 5	URTS2	SPI1_C SN	SPI1_M O	JTMS	ESW_P 3_LED1	ESW_P 4_LED0	ESW_P 3_LED0	ESW_P 3_LED2	G
DVDD18 _IO_DPI		EINT0	EINT2	GPIO12 2	GPIO12 4	UCTS2	JTAG_ RESET	JTDO	JTDI	GND	ESW_T XVP_D_ P4	ESW_T XVN_D_ P4	Н
GND	VCCK	EINT6	EINT1			N	JTCK	TESTM ODE	ESW_T XVN_C_ P4	ESW_T XVP_C_ P4			J
VCCK_V PROC	VCCK _VPR OC	EINT3	VCCK_V PROC		URXD2	SDA0	SCL0	A_POR _BPS	ESW_T XVN_B_ P4	ESW_T XVP_B_ P4	ESW_T XVP_A_ P4	ESW_T XVN_A_ P4	ĸ
VCCK_V PROC	VCCK _VPR OC	VCCK _VPR OC	GND	GND	UTXD2	Y	4		ESW_T XVN_D_ P3	ESW_T XVP_D_ P3			L
VCCK_V PROC	VCCK _VPR OC	GND		GND	AVDD18 _PLLGP	AVSS1 8_PLLG P	GND	DVDD3 3_IO	ESW_T XVN_C_ P3	ESW_T XVP_C_ P3	ESW_T XVP_B_ P3	ESW_T XVN_B_ P3	М
GND	GND	GND	GND		GND	GND	DVDD3 3_IO	GND	ESW_T XVN_A_ P3	ESW_T XVP_A_ P3			N
GND	VCCK	GND		AVSS33 _VBG	DVDD_K _1	AVDD1 0_AFE_ P4	GND	AVDD1 0_AFE_ P3	ESW_T XVN_D_ P2	ESW_T XVP_D_ P2	ESW_T XVP_C_ P2	ESW_T XVN_C_ P2	Р
VCCK	VCCK	GND	DVDD18 _IO_RG MII	DVDD_ K_1	DVDD_K _1	AVDD1 0_AFE_ P0	AVDD1 0_AFE_ P1	AVDD1 0_AFE_ P2	ESW_T XVN_B_ P2	ESW_T XVP_B_ P2			R
		GND		DVDD_ GE1_VR EF	DVDD_ GE1_IO				ESW_T XVN_A_ P2	ESW_T XVP_A_ P2	ESW_T XVP_D_ P1	ESW_T XVN_D_ P1	т
				DVDD_ GE1_IO))				ESW_T XVN_C_ P1	ESW_T XVP_C_ P1			U
	DSI_T E	AUD_ EXT_C K2	LCM_RS T	I2S1_B CK	AVDD33 _LD_P2	AVDD3 3_LD_P 3	AVDD3 3_LD_P 1	AVDD3 3_PLL_ 1	ESW_T XVN_B_ P1	ESW_T XVP_B_ P1	ESW_T XVP_A_ P1	ESW_T XVN_A_ P1	v
AVDD11 _SSUSB _P0	AUD_ EXT_C K1		2	I2S1_LR CK	AVDD33 _LD_P0	AVDD3 3_LD_P 4	ESW_R EXT	ESW_T ANA	ESW_T XVN_D_ P0	ESW_T XVP_D_ P0			w
		PWM4	PWM1	I2S1_D ATA_IN	I2S1_DA TA	I2S0_B CK	I2S0_L RCK	WB_RS TB	ESW_T XVN_C_ P0	ESW_T XVP_C_ P0	ESW_T XVP_B_ P0	ESW_T XVN_B_ P0	Υ
		PWM2	PWM0	PWM3	I2S1_M CLK	I2S0_M CLK	I2S0_D ATA_IN	GPIO61	ESW_T XVN_A_ P0	ESW_T XVP_A_ P0			A A
DVSS18_ MIPITX	MIPI_T CN	MIPI_T DN0	AVSS_S SUSB	USB_R XN1	I2S0_DA TA	WB_CR TL2	WB_CR TL0	WB_SD ATA	GPIO62	AVSS18 _WBG	WB_SE N	XIN_WB G	A B
7	MIPI_T CP	MIPI_T DP0	AVDD11 _SSUSB _P1	USB_R XP1	SSUSB_ VRT_P1	WB_CR TL3	WB_CR TL1	TEST_ GQP	TEST_G QN	WB_SC LK	TEST_G IN	TEST_G IP	A C
MIPI_VR T		MIPI_T DP1	USB_TX N1		AVDD18 _WBG	WB_CR TL4		WB_RX IN	WB_RX QN	AVSS18 _WBG	WB_TX QP	WB_TX QN	A D
DVDD18 _MIPITX		MIPI_T DN1	USB_TX P1		DVDD18 _IO_WB _CT	WB_CR TL5		WB_RX IP	WB_RX QP	WB_TXI P	WB_TXI N	AVSS18 _WBG	A E
13	14	15	16	17	18	19	20	21	22	23	24	25	



2.2 Pin Descriptions

Table 2-2 Pin Description

			Reset						
Pin	Name	Stat e *1	Aux	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description	
GPIO									
E18	GPIO14	ı	0	PD	PU/PD	3.3	4/8/12/16	GPIO14	
E17	GPIO15	I	0	PD	PU/PD	3.3	4/8/12/16	GPIO15	
H17	GPIO122	I	1	-	PD	1.8	5v open-drain	GPIO122	
F17	GPIO123	I	1	-	PD	1.8	5v open-drain	GPIO123	
H18	GPIO124	-	1	-	PD	1.8	5v open-drain	GPIO124	
G17	GPIO125	ı	1	-	PD	1.8	5v open-drain	GPIO125	
C15	GPIO257	ı	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO257	
B17	GPIO256	I	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO256	
C17	GPIO255	I	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO255	
D16	GPIO254	ı	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO254	
D17	GPIO253	ı	1 ,	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO253	
C16	GPIO252	Ι	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO252	
B15	GPIO251	-	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO251	
A15	GPIO250	7	1	PU	PU/PD	1.8	2/4/6/8/10/12/14/16	GPIO250	
AB22	GPIO62	\forall	1	PD	PU/PD	1.8	2/4/6/8	GPIO62	
AA21	GPIO61	7	1	PD	PU/PD	1.8	2/4/6/8	GPIO61	
EINT		<u>-)</u>	,	2	3				
H15	EINT0	OL	2	PD	PU/PD	3.3	4/8/12/16	External interrupt input0	
J16	EINT1	OL	2	PD	PU/PD	3.3	4/8/12/16	External interrupt input1	
H16	EINT2	OL	2	PD	PU/PD	3.3	4/8/12/16	External interrupt input2	
K15	EINT3	7	0	PD	PU/PD	3.3	4/8/12/16	External interrupt input3	
G15	EINT4	_	0	PD	PU/PD	3.3	4/8/12/16	External interrupt input4	
F15	EINT5		0	PD	PU/PD	3.3	4/8/12/16	External interrupt input5	
J15	EINT6	Ī	0	PD	PU/PD	3.3	4/8/12/16	External interrupt input6	
E15	EINT7	OL	6	PD	PU/PD	3.3	4/8/12/16	External interrupt input7	
UART									
L18	UTXD2	_	0	PD	PU/PD	3.3	4/8/12/16	UART TX data	
K18	URXD2	ı	0	PD	PU/PD	3.3	4/8/12/16	UART RX data	
H19	UCTS2	ı	0	PD	PU/PD	3.3	4/8/12/16	UART clear to send	
G18	URTS2	- 1	0	PD	PU/PD	3.3	4/8/12/16	UART request to send	
JTAG									
H21	JTDO	OL	1	PU	PU/PD	1.8	2/4/6/8	JTAG data output	
H22	JTDI	-	1	PU	PU/PD	1.8	2/4/6/8	JTAG data input	
G21	JTMS	ı	1	PU	PU/PD	1.8	2/4/6/8	JTAG mode select	





			Reset					
Pin	Name	Stat e *1	Aux	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
J20	JTCK	I	1	PU	PU/PD	1.8	2/4/6/8	JTAG clock
H20	JTAG_RESET	I	0	PU	PU/PD	1.8	2/4/6/8	JTAG target reset
I2C								
K20	SCL0	I	1	-	PD	1.8	5v open-drain	I2C clock
K19	SDA0	I	1	-	PD	1.8	5v open-drain	I2C data
SPI								
F7	SPI0_CK	I	0	PD	PU/PD	3.3	4/8/12/16	SPI port0 clock
E7	SPI0_CSN	I	0	PD	PU/PD	3.3	4/8/12/16	SPI port0 chip select
E6	SPI0_MI	I	0	PD	PU/PD	3.3	4/8/12/16	SPI port0 data in
G7	SPI0_MO	I	0	PD	PU/PD	3.3	4/8/12/16	SPI port0 data out
E19	SPI1_CK	I	0	PD	PU/PD	1.8	2/4/6/8	SPI port1 clock
G19	SPI1_CSN	I	0	PD	PU/PD	1.8	2/4/6/8	SPI port1 chip select
F19	SPI1_MI	I	0	PD	PU/PD	1.8	2/4/6/8	SPI port1 data in
G20	SPI1_MO	I	0	PD	PU/PD	1.8	2/4/6/8	SPI port1 data out
PWM							D.	
AA16	PWM0	I	0	PD	PU/PD	3.3	4/8/12/16	Pulse width modulator
Y16	PWM1	I	0	PD	PU/PD	3.3	4/8/12/16	Pulse width modulator
AA15	PWM2	И	0	PD	PU/PD	3.3	4/8/12/16	Pulse width modulator
AA17	PWM3		0	PD	PU/PD	3.3	4/8/12/16	Pulse width modulator
Y15	PWM4	- 1	Ó	PD	PU/PD	3.3	4/8/12/16	Pulse width modulator
SFlash		(-)	,	2	3	l		
C8	SFLASH_CLK)I	0	PD	PU/PD	3.3	4/8/12/16	Serial flash clock
C9	SFLASH_CS_L	(1 /	0	PD	PU/PD	3.3	4/8/12/16	Serial flash chip select
B8	SFLASH_IO_0	I	0	PD	PU/PD	3.3	4/8/12/16	Serial flash data bit #0
D9	SFLASH_IO_1	1	0	PD	PU/PD	3.3	4/8/12/16	Serial flash data bit #1
D8	SFLASH_IO_2		0)	PD	PU/PD	3.3	4/8/12/16	Serial flash data bit #2
A8	SFLASH_IO_3		0	PD	PU/PD	3.3	4/8/12/16	Serial flash data bit #3
NAND						l		
D7	NCEB0	ı	0	PU	PU/PD	3.3	4/8/12/16	NAND flash chip select0
C6	NCEB1	I	0	PU	PU/PD	3.3	4/8/12/16	NAND flash chip select1
A6	NREB	I	0	PD	PU/PD	3.3	4/8/12/16	NAND flash read enable
C7	NCLE	ı	0	PD	PU/PD	3.3	4/8/12/16	NAND flash command latch enable
B6	NRNB	ı	0	PU	PU/PD	3.3	4/8/12/16	NAND flash ready/busy
MSDC		<u> </u>						
	MSDC0_CLK	OL	1	PD	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 clock (eMMC4.5)
D5		1	1	PU	PU/PD			MSDC port0 command (eMMC4.5)
		ı	1	PU	PU/PD			MSDC port0 data bit #0 (eMMC4.5)
			1	PU	PU/PD			MSDC port0 data bit #1 (eMMC4.5)
B1 D5 B4 A3	MSDC0_CLK MSDC0_CMD MSDC0_DAT0 MSDC0_DAT1	I	1	PU PU	PU/PD PU/PD	3.3	2/4/6/8/10/12/14/16 2/4/6/8/10/12/14/16	MSDC port0 co





		Reset						
Pin	Name	Stat e *1	Aux	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
B2	MSDC0_DAT2	-	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 data bit #2 (eMMC4.5)
D6	MSDC0_DAT3	ı	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 data bit #3 (eMMC4.5)
A4	MSDC0_DAT4	ı	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 data bit #4 (eMMC4.5)
C4	MSDC0_DAT5	ı	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 data bit #5 (eMMC4.5)
B3	MSDC0_DAT6	I	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 data bit #6 (eMMC4.5)
A2	MSDC0_DAT7	ı	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 data bit #7 (eMMC4.5)
C5	MSDC0_RSTB	ОН	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port0 reset output (eMMC4.5)
AD3	MSDC1_CLK	OL	1	PD	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 clock
AD2	MSDC1_CMD	ı	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 command
AD1	MSDC1_INS	I	0	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 card insert
AE2	MSDC1_DAT0	-	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 data bit #0
AC1	MSDC1_DAT1	-	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 data bit #1
AC3	MSDC1_DAT2	ı	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 data bit #2
AC4	MSDC1_DAT3	I	1	PU	PU/PD	3.3	2/4/6/8/10/12/14/16	MSDC port1 data bit #3
RGMII			<u>ر</u>				7	
B23	G2_RXCLK	_	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 RX clock
C21	G2_RXDV	Ι,	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 RX data valid
D21	G2_RXD0	I.	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 RX data bit #0
B22	G2_RXD1	Z	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 RX data bit #1
A22	G2_RXD2	_	Ó	PD	PU/PD	3.3	4/8/12/16	RGMII2 RX data bit #2
C22	G2_RXD3	$\overline{7}$	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 RX data bit #3
C23	G2_TXCLK		0	PD	PU/PD	3.3	4/8/12/16	RGMII2 TX clock
A23	G2_TXEN	1	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 TX data valid
A24	G2_TXD0	I	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 TX data bit #0
B25	G2_TXD1	4	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 TX data bit #1
C24	G2_TXD2	$\mathcal{F}_{\mathbf{z}}$	0	PD	PU/PD	3.3	4/8/12/16	RGMII2 TX data bit #2
C25	GE2_TXD3		0	PD	PU/PD	3.3	4/8/12/16	RGMII2 TX data bit #3
PHY Mgn.		7						
D23	G2_MDC	_	0	PD	PU/PD	3.3	4/8/12/16	PHY management clock
D22	G2_MDIO	I	0	PD	PU/PD	3.3	4/8/12/16	PHY management data
GSW	Y (1)	-			-	-		
F23	ESW_P0_LED0	0				3.3		Port #0 PHY LED indicators
E23	ESW_P0_LED1	0				3.3		Port #0 PHY LED indicators
F22	ESW_P1_LED0	0				3.3		Port #1 PHY LED indicators
E22	ESW_P2_LED0	0				3.3		Port #2 PHY LED indicators
G24	ESW_P3_LED0	0				3.3		Port #3 PHY LED indicators
G22	ESW_P3_LED1	0				3.3		Port #3 PHY LED indicators
G25	ESW_P3_LED2	0				3.3		Port #3 PHY LED indicators



			Reset							
Pin	Name	Stat e *1		Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description		
G23	ESW_P4_LED0	0				3.3		Port #4 PHY LED indicators		
W20	ESW_REXT	А				3.3		Band gap resistor which is connected to AVSS33_BG through a 24kΩ (±1%) resistor		
W21	ESW_TANA	Α				3.3		Analog test		
AA22	ESW_TXVN_A_P0	Α				3.3	T Y	Port #0 MDI Transceivers		
Y25	ESW_TXVN_B_P0	Α				3.3		Port #0 MDI Transceivers		
Y22	ESW_TXVN_C_P0	Α				3.3	7 /	Port #0 MDI Transceivers		
W22	ESW_TXVN_D_P0	Α				3.3		Port #0 MDI Transceivers		
AA23	ESW_TXVP_A_P0	Α				3.3		Port #0 MDI Transceivers		
Y24	ESW_TXVP_B_P0	Α				3.3		Port #0 MDI Transceivers		
Y23	ESW_TXVP_C_P0	Α				3.3		Port #0 MDI Transceivers		
W23	ESW_TXVP_D_P0	Α				3.3		Port #0 MDI Transceivers		
V25	ESW_TXVN_A_P1	Α			7	3.3		Port #1 MDI Transceivers		
V22	ESW_TXVN_B_P1	Α				3.3		Port #1 MDI Transceivers		
U22	ESW_TXVN_C_P1	Α	7			3.3	7	Port #1 MDI Transceivers		
T25	ESW_TXVN_D_P1	Α)		3.3		Port #1 MDI Transceivers		
V24	ESW_TXVP_A_P1	Α			1	3.3		Port #1 MDI Transceivers		
V23	ESW_TXVP_B_P1	A				3.3		Port #1 MDI Transceivers		
U23	ESW_TXVP_C_P1	A	7			3.3		Port #1 MDI Transceivers		
T24	ESW_TXVP_D_P1	Α	7	4		3.3		Port #1 MDI Transceivers		
T22	ESW_TXVN_A_P2	A		J	9	3.3		Port #2 MDI Transceivers		
R22	ESW_TXVN_B_P2	Α				3.3		Port #2 MDI Transceivers		
P25	ESW_TXVN_C_P2	Α	A) /		3.3		Port #2 MDI Transceivers		
P22	ESW_TXVN_D_P2	Α	V			3.3		Port #2 MDI Transceivers		
T23	ESW_TXVP_A_P2	Α				3.3		Port #2 MDI Transceivers		
R23	ESW_TXVP_B_P2	Α	0			3.3		Port #2 MDI Transceivers		
P24	ESW_TXVP_C_P2	А				3.3		Port #2 MDI Transceivers		
P23	ESW_TXVP_D_P2	Α				3.3		Port #2 MDI Transceivers		
N22	ESW_TXVN_A_P3	Α				3.3		Port #3 MDI Transceivers		
M25	ESW_TXVN_B_P3	Α				3.3		Port #3 MDI Transceivers		
M22	ESW_TXVN_C_P3	Α				3.3		Port #3 MDI Transceivers		
L22	ESW_TXVN_D_P3	Α				3.3		Port #3 MDI Transceivers		
N23	ESW_TXVP_A_P3	Α				3.3		Port #3 MDI Transceivers		
M24	ESW_TXVP_B_P3	Α				3.3		Port #3 MDI Transceivers		
M23	ESW_TXVP_C_P3	Α				3.3		Port #3 MDI Transceivers		
L23	ESW_TXVP_D_P3	Α				3.3		Port #3 MDI Transceivers		
K25	ESW_TXVN_A_P4	А				3.3		Port #4 MDI Transceivers		
K22	ESW_TXVN_B_P4	Α				3.3		Port #4 MDI Transceivers		



			Reset					
Pin	Name	Stat e *1	Aux	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
J22	ESW_TXVN_C_P4	Α				3.3		Port #4 MDI Transceivers
H25	ESW_TXVN_D_P4	Α				3.3		Port #4 MDI Transceivers
K24	ESW_TXVP_A_P4	Α				3.3		Port #4 MDI Transceivers
K23	ESW_TXVP_B_P4	Α				3.3		Port #4 MDI Transceivers
J23	ESW_TXVP_C_P4	Α				3.3	A	Port #4 MDI Transceivers
H24	ESW_TXVP_D_P4	Α				3.3		Port #4 MDI Transceivers
E21	SCL-ETH	ı				3.3	Y	ESW test pin
K21	A_POR_BPS	ı				3.3		ESW bypass reset
E24	ESW_XO	Α				3.3		25MHz XTAL output
E25	ESW_XI	Α				3.3		25MHz XTAL input
PCle			•					
AA6	PCIE_VRT_P0	Α				3.3		PCIe port0 reference pin
AB6	PCIE_CKN0	Α				3.3		PCIe port0 reference clock (negative)
AC6	PCIE_CKP0	Α				3.3		PCIe port0 reference clock (positive)
AE4	PCIE_TXN0	Α	ر			3.3	C.	PCIe port0 differential transmit TX -
AD4	PCIE_TXP0	Α)		3.3	7	PCIe port0 differential transmit TX+
AE6	PCIE_RXN0	Α				3.3		PCIe port0 differential receive RX -
AD6	PCIE_RXP0	Α				3.3		PCIe port0 differential receive RX +
AB10	PCIE_VRT_P1	Α	7			3.3		PCIe port1 reference pin
AC9	PCIE_CKN1	Α	Y		7	3.3		PCIe port1 reference clock (negative)
AB9	PCIE_CKP1	A		6	3	3.3		PCIe port1 reference clock (positive)
AB7	PCIE_TXN1	А		, ,	7	3.3		PCIe port1 differential transmit TX -
AC7	PCIE_TXP1	Α		1		3.3		PCIe port1 differential transmit TX+
AE8	PCIE_RXN1	Α				3.3		PCIe port1 differential receive RX -
AD8	PCIE_RXP1	Α				3.3		PCIe port1 differential receive RX +
AD10	PCIE_CKN2	A				3.3		PCIe port2 reference clock (negative)
AC10	PCIE_CKP2	A				3.3		PCIe port2 reference clock (positive)
USB								
AC11	SSUSB_VRT_P0	А				3.3		USB port0 reference pin (USB3.0) PCIe port2 reference pin
Y11	USB_DM0	А				3.3		USB port0 HS/FS/LS data pin Data- (USB3.0)
AA11	USB_DP0	А				3.3		USB port0 HS/FS/LS data pin Data+ (USB3.0)
AB12	USB_RXN0	А				3.3		USB port0 SS data pin RX- (USB3.0) PCIe port2 differential receive RX -
AC12	USB_RXP0	Α				3.3		USB port0 SS data pin RX+ (USB3.0) PCIe port2 differential receive RX +
AD11	USB_TXN0	Α				3.3		USB port0 SS data pin TX- (USB3.0) PCIe port2 differential transmit TX -



			Reset						
Pin	Name	Stat e *1	Aux	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Desc	ription
AE11	USB_TXP0	А				3.3		USB port0 SS data PCle port2 different	, ,
AC18	SSUSB_VRT_P1	Α				3.3		USB port1 reference	ce pin (USB3.0)
W12	USB_DM1	Α				3.3		USB port1 data pir	n Data- (USB3.0)
Y12	USB_DP1	Α				3.3		USB port1 data pir	n Data+ (USB3.0)
AB17	USB_RXN1	Α				3.3	(USB port1 SS data	a pin RX- (USB3.0)
AC17	USB_RXP1	Α				3.3		USB port1 SS data	a pin RX+ (USB3.0)
AD16	USB_TXN1	Α				3.3		USB port1 SS data	a pin TX- (USB3.0)
AE16	USB_TXP1	Α				3.3	7	USB port1 SS data	a pin TX+ (USB3.0)
D11	CHG_DM_P2	Α				3.3		USB port2 charger	DM (BC1.1)
C11	CHG_DP_P2	Α				3.3		USB port2 charger	DP (BC1.1)
B12	USB_DM_P2	Α		,		3.3		USB port2 data pir OTG)	n Data- (USB2.0
C12	USB_DP_P2	Α			1	3.3	•	USB port2 data pir OTG)	n Data+ (USB2.0
C10	USB_VBUS_P2	Α	7			3.3	7	USB port2 power for +3.3V	or connected device
B10	USB_VRT_P2	Α				3.3		USB port2 reference	ce pin (USB2.0 OTG)
DDR		.1		,				DDR3/L (1.5/1.35V)	LPDDR2 (1.2V)
W4	RDQ0	1/0	7					Data bit #0	Data bit #23
AA3	RDQ1	I/O	7					Data bit #1	Data bit #22
W3	RDQ2	1/0		J	9			Data bit #2	Data bit #3
AA4	RDQ3	1/0		7				Data bit #3	Data bit #20
W1	RDQ4	I/O	A))				Data bit #4	Data bit #4
Y1	RDQ5	I/O						Data bit #5	Data bit #2
W2	RDQ6	I/O) (Data bit #6	Data bit #3
Y2	RDQ7	1/0	0					Data bit #7	Data bit #21
AB1	RDQ8	1/0						Data bit #8	Data bit #19
U1	RDQ9	1/0						Data bit #9	Data bit #11
AB2	RDQ10	I/O						Data bit #10	Data bit #16
U2	RDQ11	I/O						Data bit #11	Data bit #12
AB4	RDQ12	I/O						Data bit #12	Data bit #17
V4	RDQ13	I/O						Data bit #13	Data bit #9
AB3	RDQ14	I/O						Data bit #14	Data bit #18
V3	RDQ15	I/O						Data bit #15	Data bit #14
E2	RDQ16	I/O						Data bit #16	Data bit #25
G1	RDQ17	I/O						Data bit #17	Data bit #14
E1	RDQ18	I/O						Data bit #18	Data bit #26
G2	RDQ19	I/O						Data bit #19	Data bit #11



			Reset		DIMBB	Vel	D.:			
Pin	Name	Stat e *1	Aux *2	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Desc	cription	
F3	RDQ20	I/O						Data bit #20	Data bit #27	
G3	RDQ21	I/O						Data bit #21	Data bit #12	
F4	RDQ22	I/O						Data bit #22	Data bit #30	
G4	RDQ23	I/O						Data bit #23	Data bit #8	
J3	RDQ24	I/O					A	Data bit #24	Data bit #13	
D3	RDQ25	I/O					A	Data bit #25	Data bit #24	
J4	RDQ26	I/O					Y	Data bit #26	Data bit #10	
D4	RDQ27	I/O						Data bit #27	Data bit #28	
H2	RDQ28	I/O						Data bit #28	Data bit #9	
D2	RDQ29	I/O						Data bit #29	Data bit #31	
H1	RDQ30	I/O						Data bit #30	Data bit #15	
D1	RDQ31	I/O				7		Data bit #31	Data bit #29	
N2	RA0	0						Address bit #0	Address bit #11	
R4	RA1	0			7	<i>A</i>		Address bit #1	Address bit #2	
L4	RA2	0	ر				V	Address bit #2	Address bit #5	
N1	RA3	0)			7	Address bit #3	Address bit #6	
P1	RA4	0						Address bit #4	Address bit #10	
N3	RA5	0				7		Address bit #5	Address bit #4	
R3	RA6	0	7			<i>y</i>		Address bit #6	Address bit #3	
P6	RA7	0	Y		7			Address bit #7	Address bit #12	
T4	RA8	0		6	3			Address bit #8	Address bit #14	
M3	RA9	,0		, ,	7			Address bit #9	Bank Address bit #2	
T2	RA10	0		1				Address bit #10	Address bit #0	
P4	RA11	0						Address bit #11	Address bit #13	
P5	RA12	0						Address bit #12	Bank Address #0	
N4	RA13	0	9					Address bit #13	Address bit #15	
T3	RA14	0						Address bit #14	Address bit #1	
L5	RA15	0						Address bit #15	RCAS	
M5	RBA0	0						Bank Address #0	RRAS	
P2	RBA1	0						Bank Address #1	Bank Address #1	
КЗ	RBA2	0						Bank Address #2	Address bit #9	
K1	RRAS	0						RAS	Address bit #8	
L2	RCAS	0						CAS	Address bit #7	
M4	RWE	0						RWE	RWE	
R6	RCLK0	0						Clock	Clock	
R5	RCLK0_	0						Clock	Clock	
J5	RCLK1	0						Clock	Clock	
J6	RCLK1_	0						Clock	Clock	





			Reset		DI I/DD-	Voltag	Driving			
Pin	Name	Stat e *1	Aux *2	Pull	PU/PD *3,4	e(V)	Driving (mA)	Desc	cription	
Y4	RDQM0	0						DM#0	DM#2	
J3	RDQM1	0						DM#1	DM#0	
E4	RDQM2	0						DM#0	DM#3	
E5	RDQM3	0						DM#1	DM#1	
L1	RCS0	0						CS	cs	
K 4	RCS1	0						cs	cs	
V5	RDQS0	I/O					Y	DQS#0	DQS#2	
V6	RDQS0_	I/O						DQS#0	DQS#2	
W6	RDQS1	I/O					Y	DQS#1	DQS#0	
W5	RDQS1_	I/O						DQS#1	DQS#0	
H4	RDQS2	I/O						DQS#0	DQS#3	
H5	RDQS2_	I/O				7		DQS#0	DQS#3	
F5	RDQS3	I/O		,			0	DQS#1	DQS#1	
F6	RDQS3_	I/O			Y	A	•	DQS#1	DQS#1	
T1	RCKE	0	2	1	J		D.	CKE	CKE	
AC2	REXTDN	0					y	REXTDN	REXTDN	
K2	DDR3RSTB	0			1			Reset	Reset	
MIPI		4				Y		L		
AB14	MIPI_TCN	1	1,	-	NP	1.8		DSI0 CK lane N		
AC14	MIPI_TCP	- 1	1	-/	NP	1.8		DSI0 CK lane P		
AB15	MIPI_TDN0	7)	1		NP	1.8		DSI0 lane0 N		
AC15	MIPI_TDP0	1	1		NP	1.8		DSI0 lane0 P		
AE15	MIPI_TDN1	(1 /	1	1+	NP	1.8		DSI0 lane1 N		
AD15	MIPI_TDP1	1	1	7)	NP	1.8		DSI0 lane1 P		
AD13	MIPI_VRT	A	0)				External resistor fo Connect 1.5K ohm ground		
I2S	7 4	V			!	<u>l</u>				
AA19	I2S0_MCLK	OL	1	PD	PU/PD	3.3	4/8/12/16	I2S master clock fo	or CODEC	
Y19	I2S0_BCK	ОН	1	PD	PU/PD	3.3	4/8/12/16	I2S bit clock		
Y20	I2S0_LRCK	ОН	1	PD	PU/PD	3.3	4/8/12/16	I2S word select		
AB18	I2S0_DATA	OL	1	PD	PU/PD	3.3	4/8/12/16	I2S data output		
AA20	I2S0_DATA_IN	Ι	1	PD	PU/PD	3.3	4/8/12/16	I2S data input		
AA18	I2S1_MCLK	OL	1	PD	PU/PD	3.3	4/8/12/16	I2S master clock fo	r CODEC	
V17	I2S1_BCK	ОН	1	PD	PU/PD	3.3	4/8/12/16	I2S bit clock		
W17	I2S1_LRCK	ОН	1	PD	PU/PD	3.3	4/8/12/16	I2S word select		
Y18	I2S1_DATA	OL	1	PD	PU/PD	3.3	4/8/12/16	I2S data output		
Y17	I2S1_DATA_IN	I	1	PD	PU/PD	3.3	4/8/12/16	I2S data input		
РСМ	7				•					





			Reset					
Pin	Name	Stat e *1	Aux *2	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
C19	PCM_CLK	ı	0	PD	PU/PD	3.3	4/8/12/16	PCM clock
D19	PCM_SYNC	I	0	PD	PU/PD	3.3	4/8/12/16	PCM frame sync.
C18	PCM_TX	ı	0	PD	PU/PD	3.3	4/8/12/16	PCM TX data
D18	PCM_RX	I	0	PD	PU/PD	3.3	4/8/12/16	PCM RX data
LCD		ļ.					()	.^
V14	DSI_TE	I	0	PD	PU/PD	1.8	2/4/6/8	DSI tearing effect control
V16	LCM_RST	I	0	PD	PU/PD	1.8	2/4/6/8	LCM reset
WBG		•	•		•			
AB20	WB_CRTL0	I	1	PD	PU/PD	1.8	2/4/6/8	WB control for CONN_RF
AC20	WB_CRTL1	Ι	1	PD	PU/PD	1.8	2/4/6/8	WB control for CONN_RF
AB19	WB_CRTL2	-	1	PD	PU/PD	1.8	2/4/6/8	WB control for CONN_RF
AC19	WB_CRTL3	I	1	PD	PU/PD	1.8	2/4/6/8	WB control for CONN_RF
AD19	WB_CRTL4	Ι	1	PD	PU/PD	1.8	2/4/6/8	WB control for CONN_RF
AE19	WB_CRTL5	I	1	PD	PU/PD	1.8	2/4/6/8	WB control for CONN_RF
AB24	WB_SEN	OL	1	PD	PU/PD	1.8	2/4/6/8	SPI for CONN_RF
AC23	WB_SCLK	OL	1	PD	PU/PD	1.8	2/4/6/8	SPI for CONN_RF
Y21	WB_RSTB	OL	1	PD	PU/PD	1.8	2/4/6/8	Reset for CONN_RF
AB21	WB_SDATA	I.	1	PD	PU/PD	1.8	2/4/6/8	SPI for CONN_RF
AD21	WB_RXIN	Α				1.8		RX_IN for WIFI/BT RX
AD22	WB_RXQN	Α			7	1.8		RX_QN for WIFI/BT RX
AD24	WB_TXQP	A		J	3	1.8		TX_QP for WIFI/BT TX
AD25	WB_TXQN	А) /		1.8		TX_QN for WIFI/BT TX
AE21	WB_RXIP	Α	A			1.8		RX_IP for WIFI/BT RX
AE22	WB_RXQP	Α				1.8		RX_QP for WIFI/BT RX
AE23	WB_TXIP	Α				1.8		TX_IP for WIFI/BT TX
AE24	WB_TXIN	Α	0			1.8		TX_IN for WIFI/BT TX
AC21	TEST_GQP	A				1.8		FT test Pin
AC22	TEST_GQN	Α				1.8		FT test Pin
AC24	TEST_GIN	Α				1.8		FT test Pin
AC25	TEST_GIP	Α				1.8		FT test Pin
AB25	XIN_WBG	Α				1.8		26MHz clock input for WBG
PMIC	Z CV							
E11	PWRAP_INT	I	0	PD	PU/PD	1.8	2/4/6/8	PMIC interrupt
D10	PWRAP_SPI0_MO	OL	1	PD	PU/PD	1.8	2/4/6/8	PMIC SPI data out
F11	PWRAP_SPI0_MI	OL	1	PD	PU/PD	1.8	2/4/6/8	PMIC SPI data in
H12	PWRAP_SPI0_CK	OL	1	PD	PU/PD	1.8	2/4/6/8	PMIC SPI clock
H11	PWRAP_SPI0_CK2	OL	1	PD	PU/PD	1.8	2/4/6/8	GPIO
E12	PWRAP_SPI0_CSN	ОН	1	PU	PU/PD	1.8	2/4/6/8	PMIC SPI chip select



			Reset					
Pin	Name	Stat e *1		Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
G11	PWRAP_SPI0_CSN2	ОН	1	PU	PU/PD	1.8	2/4/6/8	GPIO
ABB						•		y' A 9
A20	REFP	Α						Positive reference port for internal circuit
A17	26M_CLKSQ	Α						26MHz clock input for AP
D20	AUX_IN0	Α					7	AuxADC external input channel 0
B20	AUX_IN1	Α						AuxADC external input channel 1
E20	AUX_IN2	Α					X	AuxADC external input channel 2
F21	AUX_IN3	Α						AuxADC external input channel 3
F20	AUX_IN4	Α						AuxADC external input channel 4
C20	AUX_IN5	Α						AuxADC external input channel 5
MISC								
A13	RTC32K_CK	I	1	PD	PU/PD	1.8	2/4/6/8	Real time clock 32.768 kHz
B13	SRCLKENAI	I	1	PD	PU/PD	1.8	2/4/6/8	26MHz co-clock enable input
C13	SRCLKENA	ОН	1	PU	PU/PD	1.8	2/4/6/8	26MHz co-clock enable output
C14	SYSRSTB	Ι	ر -	PU	PU	1.8	V	Power on reset
D14	WATCHDOG	ОН	1	PD	PU/PD	1.8	2/4/6/8	Watchdog reset
J21	TESTMODE	1	-	PD	PD	1.8	-	Test mode
AE3	FSOURCE_P0	Α				1.8		E-FUSE blowing power control
D15	IR		0	PD	PU/PD	1.8	-	Infra red receiver
L8	TP_MEMPLL	Α			7	1.8		PLL test
W14	AUD_EXT_CK1		3	PD	PU/PD	3.3	4/8/12/16	Audio clock in1
V15	AUD_EXT_CK2	И	3	PD	PU/PD	3.3	4/8/12/16	Audio clock in2
POWER				11	•			
M21, N20	DVDD33_IO	Р				3.3		Digital I/O power supply
J10, J11, J14, J9, K10, L10, L9, M9, N8, P14, P9, R13, R14, R8, T12, T8, U11, U12, U8, V7, V8	VCCK	P	0			1.15		Digital core power supply
K12, K13, K14, K16, L12, L13, L14, L15, M12, M13, M14	VCCK_VPROC	Р				0.85 1.05 1.15 1.31		CPU core power supply
R18	DVDD_K_1	Р				1.0		ESW core power supply
AC5	DVDD18_IO	Р				1.8		Digital I/O power supply



			Reset					
Pin	Name	Stat e *1	Aux	Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
H13	DVDD18_IO_DPI	Р				1.8		Digital I/O power supply
AD5	DVDD18_IO_I2S	Р				1.8		Digital I/O power supply
F13	DVDD18_IO_MSDC0	Р				1.8		Digital I/O power supply
AB5	DVDD18_IO_MSDC1	Р				1.8		Digital I/O power supply
G13	DVDD18_IO_NOR	Р				1.8	7	Digital I/O power supply
R16	DVDD18_IO_RGMII	Р				1.8		Digital I/O power supply
AE18	DVDD18_IO_WBCT	Р				1.8	X	Digital I/O power supply
AE13	DVDD18_MIPITX	Р				1.8		Digital I/O power supply
F9	DVDD28_DPI	Р				3.3		Digital I/O power supply
V10	DVDD28_I2S	Р				3.3		Digital I/O power supply
G9	DVDD28_MSDC0	Р			4	1.8	0	Digital I/O power supply
W9	DVDD28_MSDC1	Р		,		3.3		Digital I/O power supply
E9	DVDD28_NOR	Р			Y	3.3		Digital I/O power supply
Т7	VREF0	Р			7	0.75 0.675 0.6	7	DRAM reference voltage power supply
J7, K7, L7, M7, N7, P7, R7,	VDD_EMI	Р			D.	1.5 1.35 1.2		DRAM I/O power supply
T17	DVDD_GE1_VREF	Р	7					GE1 reference voltage power supply
T18, U17	DVDD_GE1_IO	Р		J	3	1.8		GE1 I/O power supply
R19, R20, R21, P21, P19	AVDD10_AFE_P0/1/2/3/ 4	P			7	1.0		ESW analog power supply
Y8	AVDD11_PCIE_P0	P				1.15		PCIe port0 analog power supply
AA8	AVDD11_PCIE_P1	Р				1.15		PCIe port1 analog power supply
W13	AVDD11_SSUSB_P0	P				1.15		USB port0 analog power supply
AC16	AVDD11_SSUSB_P1	P				1.15		USB port1 analog power supply
B19	AVDD18_AP	Р				1.8		ADC analog power supply
K8	AVDD18_MEMPLL	Р				1.8		DRAM PLL power supply
AE5	AVDD18_PCIE	Р				1.8		PCIe analog power supply
M18	AVDD18_PLLGP	Р				1.8		PLL group analog power supply
AA12	AVDD18_SSUSB	Р				1.8		SSUSB analog power supply
AE10	AVDD18_USB	Р				1.8		USB analog power supply
A12	AVDD18_USB_P2	Р				1.8		USB analog power supply
AD18	AVDD18_WBG	Р				1.8		WiFi/BT analog power supply
W18, V20, V18, V19, W19	AVDD33_LD_P0/1/2/3/4	Р				3.3		ESW analog power supply



	Name		Reset		PU/PD	Valtar	Driving	
Pin	Name	Stat e *1	Aux *2	Pull	*3,4	Voltag e(V)	(mA)	Description
V21	AVDD33_PLL_1	Р				3.3		ESW PLL analog power supply
Y10	AVDD33_USB	Р				3.3		USB analog power supply
A10	AVDD33_USB_P2	Р				3.3		USB analog power supply
GROUND		•		-	•	•		
K9	AVSS18_MEMPLL	G						A
AB23, AD23, AE25	AVSS18_WBG	G					N K	
A19	AVSS18_AP	G						
AA7, AC8	AVSS_PCIE	G						
AB11, AB16	AVSS_SSUSB	G				2		
D12	AVSS_USB_P2	G				7		
M19	AVSS18_PLLGP	G						
P17	AVSS33_VBG	G			7	A	•	
AB13	DVSS18_MIPITX	G					D.	





			Reset		DII/DD	V 16	5.1.1	
Pin	Name	Stat e *1		Pull	PU/PD *3,4	Voltag e(V)	Driving (mA)	Description
A1, A25, AE1, B24, C3, E3, H23, H3, H6, J12, J13, J8, K11, L16, L17, L3, L6, M10, M11, M15, M17, M20, M6, M8, N10, N11, N12, N13, N14, N15, N16, N19, N21, N6, N9, P10, P11, P12, P13, P15, P20, P3, P8, R10, R11, R12, R15, R9, T10, T11, T15, T9, U4, U5, Y3	GND	G						Ground

NOTE:

1. I: Input

O: Output

OH: Output high OL: Output low

I/O: Bi-directional

P: Power

G: Ground

NC: Not connected

A: Analog

2. AUX: Aux function. (Please reference to next section for detail.)

3. The internal pull resistance value is $75k\Omega$.

4. PD: Internal pull-down

PU: Internal pull-up

NP: No pull-down/up



2.2.1 Constant Tie Pins

Table 2-3 Constant tied pins

Pin name	Description
TESTMODE	Test mode (tie to GND)
FSOURCE_P	EFUSE blowing (tie to GND)





2.3 Pin Sharing Schemes

Some pins are shared with GPIO to provide maximum flexibility for system designers. The MT7623A provides up to 137 GPIO pins. Users can configure registers specify the pin function. For more information, see the Programmer's Guide. The pin's default function mode is specified with **bold** type words.

2.3.1 Pin share scheme

Table 2-4 Pin Share

Pin	EINT	Aux Func.0	Aux Func.1	Aux Func.2	Aux Func.3	Aux Func.4	Aux Func.5	Aux Func.6
PWRAP_SPI0_MI	148	GPIO0	B0:PWRAP_SPIDO	B0:PWRAP_SPIDI				
PWRAP_SPI0_MO	149	GPIO1	B0:PWRAP_SPIDI	B0:PWRAP_SPIDO		V		
PWRAP_INT	150	GPIO2	I0:PWRAP_INT			/		
PWRAP_SPI0_CK	151	GPIO3	O:PWRAP_SPICK_I	7				
PWRAP_SPI0_CSN	152	GPIO4	O:PWRAP_SPICS_B_I					
PWRAP_SPI0_CK2	155	GPIO5	O:PWRAP_SPICK2_I	7	4			
PWRAP_SPI0_CSN2	156	GPIO6	O:PWRAP_SPICS2_B_					
SPI1_CSN	153	GPI07	O:SPI1_CS) "			
SPI1_MI	154	GPIO8	I0:SPI1_MI	O:SPI1_MO				
SPI1_MO	157	GPIO9	O:SPI1_MO	I0:SPI1_MI				
RTC32K_CK	158	GPIO10	I0:RTC32K_CK					
WATCHDOG	159	GPIO11	O:WATCHDOG	7				
SRCLKENA	160	GPIO12	O:SRCLKENA					
SRCLKENAI	161	GPIO13	I0:SRCLKENAI	2				
GPIO14	162	GPIO14	I1:URXD2	O:UTXD2				
GPIO15	163	GPIO15	O:UTXD2	I1:URXD2				
PCM_CLK	166	GPIO18	B0:PCM_CLK0					B0:AP_PCM_CLKO
PCM_SYNC	167	GPIO19	B0:PCM_SYNC					B0:AP_PCM_SYNC
PCM_RX	N/A	GPIO20	I0:PCM_RX			O:PCM_TX		I0:AP_PCM_RX
PCM_TX	N/A	GPIO21	O:PCM_TX			I0:PCM_RX		O:AP_PCM_TX
EINT0	0	GPIO22	I1:UCTS0	O: PCIE0_PERST_N				
EINT1	1	GPIO23	O:URTS0	O: PCIE1_PERST_N				
EINT2	2	GPIO24	I1:UCTS1	O: PCIE2_PERST_N				
EINT3	3	GPIO25	O:URTS1					
EINT4	4	GPIO26	I1:UCTS3					I1: PCIE2_WAKE_N
EINT5	5	GPIO27	O:URTS3					I1: PCIE1_WAKE_N
EINT6	6	GPIO28	O:DRV_VBUS					I1: PCIE0_WAKE_N
EINT7	7	GPIO29	I0:IDDIG	I0: MSDC1_WP				O: PCIE2_PERST_N
I2S1_DATA	15	GPIO33	B0:I2S1_DATA		O:PCM_TX			O: AP_PCM_TX
I2S1_DATA_IN	16	GPIO34	B0:I2S1_DATA_IN		I0:PCM_RX			I0:AP_PCM_RX
I2S1_BCK	17	GPIO35	B0:I2S1_BCK		B0:PCM_CLK0			B0:AP_PCM_CLKO





Pin	EINT	Aux Func.0	Aux Func.1	Aux Func.2	Aux Func.3	Aux Func.4	Aux Func.5	Aux Func.6
I2S1_LRCK	18	GPIO36	B0:I2S1_LRCK		B0:PCM_SYNC			B0: AP_PCM_SYNC
I2S1_MCLK	19	GPIO37	B0:I2S1_MCLK				1	
JTMS	21	GPIO39	B1:JTMS				1) '
JTCK	22	GPIO40	I0:JTCK			7	7	
JTDI	23	GPIO41	I1:JTDI					
JTDO	24	GPIO42	O:JTDO			/ 4		
NCLE	25	GPIO43	O:NCLE	O: SFLASH_CS2_L				
NCEB1	26	GPIO44	O:NCEB1	I0:IDDIG				
NCEB0	27	GPIO45	O:NCEB0	O:DRV_VBUS				
IR	28	GPIO46	I0:IR					
NREB	29	GPIO47	O:NREB		7 .			
NRNB	30	GPIO48	I1:NRNB			7		
I2S0_DATA	31	GPIO49	B0:I2S0_DATA		O:PCM_TX			O: AP_I2S_DO
SPI0_CSN	35	GPIO53	O:SPI0_CS				O:PWM1	
SPI0_CK	36	GPIO54	O:SPI0_CK	Y	/ 6			
SPI0_MI	37	GPIO55	I0:SPI0_MI	O:SPI0_MO	I0: MSDC1_WP		O:PWM2	
SPI0_MO	38	GPIO56	O:SPI0_MO	I0:SPI0_MI	Y			
WB_RSTB	41	GPI060	O:WB_RSTB					
GPIO61	42	GPI061	I0:TEST_FD					
GPI062	43	GPI062	I0:TEST_FC					
WB_SCLK	44	GPI063	O:WB_SCLK					
WB_SDATA	45	GPIO64	B0:WB_SDATA					
WB_SEN	46	GPIO65	O:WB_SEN	9 9				
WB_CRTL0	47	GPI066	B0:WB_CRTL0	~				
WB_CRTL1	48	GPI067	B0:WB_CRTL1					
WB_CRTL2	49	GPIO68	B0:WB_CRTL2					
WB_CRTL3	50	GPI069	B0:WB_CRTL3					
WB_CRTL4	51	GPI070	B0:WB_CRTL4					
WB_CRTL5	52	GPI071	B0:WB_CRTL5					
2S0_DATA_IN	53	GPIO72	B0:12S0_DATA_IN		I0:PCM_RX	O:PWM0	O:DISP_PWM	I0: AP_I2S_DI
2S0_LRCK	54	GPIO73	B0:I2S0_LRCK		B0:PCM_SYNC			B0: AP_I2S_LRCK
I2S0_BCK	55	GPIO74	B0:12S0_BCK		B0:PCM_CLK0			B0: AP_I2S_BCK
SDA0	56	GPIO75	B1:SDA0					
SCL0	57	GPIO76	B1:SCL0					
LCM_RST	64	GPIO83	O:LCM_RST					
DSI_TE	65	GPIO84	I0:DSI_TE					
MIPI_TCN	N/A	GPI95	O:TCN					
MIPI_TCP	N/A	GPI96	O:TCP					
MIPI_TDN1	N/A	GPI97	O:TDN1					
MIPI_TDP1	N/A	GPI98	O:TDP1					





Pin	EINT	Aux Func.0	Aux Func.1	Aux Func.2	Aux Func.3	Aux Func.4	Aux Func.5	Aux Func.6
MIPI_TDN0	N/A	GPI99	O:TDN0					
MIPI TDP0	N/A	GPI100	O:TDP0				7	
MSDC1_CMD	78	GPIO105	B0:MSDC1_CMD		B1:SDA1		1	O:I2SOUT_BCK
MSDC1_CLK	79	GPIO106	O:MSDC1_CLK		B1:SCL1	7	1	O:I2SOUT_LRCK
MSDC1_DAT0	80	GPIO107	B0:MSDC1_DAT0				O:UTXD0	O:I2SOUT_DATA_OU
MSDC1_DAT1	81	GPIO108	B0:MSDC1_DAT1		O:PWM0	/ 4	I1:URXD0	O:PWM1
MSDC1_DAT2	82	GPIO109	B0:MSDC1_DAT2		B1:SDA2	A	O:UTXD1	O:PWM2
MSDC1_DAT3	83	GPIO110	B0:MSDC1_DAT3		B1:SCL2	V	I1:URXD1	O:PWM3
MSDC0_DAT7	84	GPI0111	B0:MSDC0_DAT7			B0:NLD7		
MSDC0_DAT6	85	GPIO112	B0:MSDC0_DAT6			B0:NLD6		
MSDC0_DAT5	86	GPIO113	B0:MSDC0_DAT5			B0:NLD5		
MSDC0_DAT4	87	GPIO114	B0:MSDC0_DAT4			B0:NLD4		
MSDC0_RSTB	88	GPIO115	O:MSDC0_RSTB			B0:NLD8		
MSDC0_CMD	89	GPIO116	B0:MSDC0_CMD			O:NALE		
MSDC0_CLK	90	GPIO117	O:MSDC0_CLK	Y	/	O:NWEB		
MSDC0_DAT3	91	GPIO118	B0:MSDC0_DAT3			B0:NLD3		
MSDC0_DAT2	92	GPI0119	B0:MSDC0_DAT2		Y	B0:NLD2		
MSDC0_DAT1	93	GPIO120	B0:MSDC0_DAT1			B0:NLD1		
MSDC0_DAT0	94	GPIO121	B0:MSDC0_DAT0			B0:NLD0	O:WATCHDOG	
GPIO122	95	GPIO122	B0:TEST			B1:SDA2	I1:URXD0	
GPIO123	96	GPIO123	I0:TEST	.47		B1:SCL2	O:UTXD0	
GPIO124	97	GPIO124	B0:TEST			B1:SDA1	O:PWM3	
GPIO125	98	GPIO125	B0:TEST			B1:SCL1	O:PWM4	
I2S0_MCLK	99	GPIO126	B0:I2S0_MCLK					O: AP_I2S_MCLK
SPI1_CK	111	GPIO199	O:SPI1_CK					
URXD2	112	GPIO200						I1:URXD2
UTXD2	113	GPIO201						O:UTXD2
PWM0	115	GPIO203	O:PWM0	O:DISP_PWM				
PWM1	116	GPIO204	O:PWM1					
PWM2	117	GPIO205	O:PWM2					
PWM3	118	GPIO206	O:PWM3					
PWM4	119	GPIO207	O:PWM4					
AUD_EXT_CK1	120	GPIO208	I0:AUD_EXT_CK1	O:PWM0	O: PCIE0_PERST_N		O:DISP_PWM	
AUD_EXT_CK2	121	GPIO209	I0:AUD_EXT_CK2	I0: MSDC1_WP	O: PCIE1_PERST_N		O:PWM1	
SFLASH_IO_3	122	GPIO236	B0: SFLASH_IO_3	I0:IDDIG				
SFLASH_IO_2	123	GPIO237	B0: SFLASH_IO_2	O:DRV_VBUS				_
SFLASH_IO_1	124	GPIO238	B0: SFLASH_IO_1					
SFLASH_IO_0	125	GPIO239	B0: SFLASH_IO_0					
SFLASH_CS_L	126	GPIO240	O:SFLASH_CS_L					
SFLASH_CLK	127	GPIO241	O:SFLASH_CLK					



EINT	Aux Func.0	Aux Func.1	Aux Func.2	Aux Func.3	Aux Func.4	Aux Func.5	Aux Func.6
128	GPIO242	O:URTS2	O:UTXD3	I1:URXD3	B1:SCL1		
129	GPIO243	I1:UCTS2	I1:URXD3	O:UTXD3	B1:SDA1		
135	GPIO250	B0:TEST_MD7				4	I1: PCIE0_CLKREQ_N
136	GPIO251	B0:TEST_MD6					I1: PCIE0_WAKE_N
137	GPIO252	B0:TEST_MD5					I1: PCIE1_CLKREQ_N
138	GPIO253	B0:TEST_MD4			/ 4		I1: PCIE1_WAKE_N
139	GPIO254	B0:TEST_MD3			7		I1: PCIE2_CLKREQ_N
140	GPIO255	B0:TEST_MD2			V		I1: PCIE2_WAKE_N
141	GPIO256	B0:TEST_MD1					
142	GPIO257	B0:TEST_MD0					
146	GPIO261	I0:MSDC1_INS		7 .			
N/A	GPIO262	B0: G2_TXEN			Y'		
N/A	GPIO263	B0: G2_TXD3					
N/A	GPIO264	B0: G2_TXD2					
N/A	GPIO265	B0: G2_TXD1	Y	/			
N/A	GPIO266	B0: G2_TXD0					
N/A	GPIO267	B0: G2_TXC	. 0	Y			
N/A	GPIO268	B0: G2_RXC					
N/A	GPIO269	B0: G2_RXD0					
N/A	GPIO270	B0: G2_RXD1					
N/A	GPI0271	B0: G2_RXD2					
N/A	GPIO272	B0: G2_RXD3					
N/A	GPIO274	B0: G2_RXDV	9				
N/A	GPIO275	O: MDC	~				
N/A	GPIO276	B0: MDIO					
147	GPIO278	I0:JTAG_RESET					
	128 129 135 136 137 138 139 140 141 142 146 N/A	128 GPIO242 129 GPIO243 135 GPIO250 136 GPIO251 137 GPIO252 138 GPIO253 139 GPIO255 140 GPIO255 141 GPIO256 142 GPIO257 146 GPIO261 N/A GPIO263 N/A GPIO263 N/A GPIO266 N/A GPIO266 N/A GPIO266 N/A GPIO266 N/A GPIO267 N/A GPIO268 N/A GPIO269 N/A GPIO270 N/A GPIO270 N/A GPIO271 N/A GPIO272 N/A GPIO275	128	128	128	128	128 GPIO242 O:URTS2 O:UTXD3 I1:URXD3 B1:SCL1 129 GPIO243 I1:UCTS2 I1:URXD3 O:UTXD3 B1:SDA1 135 GPIO250 B0:TEST_MD7

Note:

"Bold" = Default function mode.

"O" = output function

"I0" = input function, high active

"I1" = input function, low active

"B0" = bi-direction function, high active

"B1" = bi-direction function, low active



2.3.2 EINT Usage Tips

For the GPIOs used ad external interrupt source, there are some notes need take attention.

Pin Name	Notes			
EINT0	Need Enable De-bounce Feature			
EINT1	Need Enable De-bounce Feature			
EINT2	Need Enable De-bounce Feature			
EINT3	Need Enable De-bounce Feature			
EINT4	Need Enable De-bounce Feature			
EINT5	Need Enable De-bounce Feature			
EINT6	Need Enable De-bounce Feature			
EINT7	Need Enable De-bounce Feature			

2.3.3 MIPI GPIO Usage Tips

MIPI pins are listed in below table, and they are analog and digital share pins. In GPIO mode, these MIPI pins can only be use as GPI pins, and can't be used as GPO pins. In order to get the good performance, all these pins are either in MIPI CSI mode or in GPI mode, and it is not suggested that part of these pins are in MIPI CSI mode and other pins are in GPI mode.

Pin Name	Notes
MIPI_TCN	GPI95
MIPI_TCP	GPI96
MIPI_TDN1	GPI97
MIPI_TDP1	GPI98
MIPI_TDN0	GPI99
MIPI_TDP0	GPI100

2.3.4 xMII PHY/MAC Pin Mapping





Figure 2-1 MII → MII PHY








Figure 2-3 RGMII→ RGMII MAC



2.4 Strapping Options

Table 2-5 Strapping

Pin Name	Strapping Name	Description
{NCLE, NREB}	Boot Order	0: eMMC → USB DL → NAND 1: NAND → USB DL → eMMC
ŕ		2: USB DL → eMMC → NAND 3: USB DL → eMMC → NAND
JTAG_RESET	Boot Download Mode	Trigger USB DL directly According to strapping boot order



3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

Symbol or Pin name	Description	Min.	Max.	Unit
DVDD28_DPI DVDD28_I2S DVDD28_MSDC0 DVDD28_MSDC1 DVDD28_NOR DVDD28_RGMII	3.3V supply voltage	-0.3	3.63	>
AVDD33_USB AVDD33_USB_P2 AVDD33_VDAC_C	3.3V supply voltage	-0.3	3.465	V
DVDD18_IO DVDD18_IO_DPI DVDD18_IO_I2S DVDD18_IO_MSDC0 DVDD18_IO_MSDC1 DVDD18_IO_NOR DVDD18_IO_RGMII DVDD18_IO_WBCT DVDD18_MIPITX DVDD28_MSDC0 DVDD_GE1_IO	1.8V supply voltage	-0.3	2.1	V
AVDD18_AP AVDD18_MEMPLL AVDD18_PCIE AVDD18_PLLGP AVDD18_SSUSB AVDD18_USB AVDD18_USB_P2 AVDD18_WBG AVDD18_DAC	1.8V supply voltage	-0.3	1.89	٧
	1.5V supply voltage	-0.3	1.9	V
VDD_EMI	1.35V supply voltage	-0.3	1.9	V
	1.2V supply voltage	-0.3	1.9	V
AVDD11_PCIE_P0 AVDD11_PCIE_P1 AVDD11_SSUSB_P0 AVDD11_SSUSB_P1	1.15V supply voltage	-0.3	1.2	V



3.2 Recommended Operating Range

Table 3-2 Recommended Operating Range

Symbol or pin name	Description	Min.	Тур.	Max.	Unit
DVDD28_DPI DVDD28_I2S DVDD28_MSDC0 DVDD28_MSDC1 DVDD28_NOR DVDD28_RGMII	3.3V supply voltage	2,97	3.3	3.63	٧
AVDD33_USB AVDD33_USB_P2 AVDD33_VDAC_C	3.3V supply voltage	3.135	3.3	3.465	V
DVDD18_IO DVDD18_IO_DPI DVDD18_IO_I2S DVDD18_IO_MSDC0 DVDD18_IO_MSDC1 DVDD18_IO_NOR DVDD18_IO_RGMII DVDD18_IO_WBCT DVDD18_MIPITX DVDD28_MSDC0 DVDD_GE1_IO	1.8V supply voltage	1.62	1.8	1.98	>
AVDD18_AP AVDD18_MEMPLL AVDD18_PCIE AVDD18_PLLGP AVDD18_SSUSB AVDD18_USB AVDD18_USB_P2 AVDD18_WBG AVDD18_DAC	1.8V supply voltage	1.71	1.8	1.89	V
Y	1.5V supply voltage	1.425	1.5	1.575	V
VDD_EMI	1.35V supply voltage	1.215	1.35	1.485	V
	1.2V supply voltage	1.14	1.2	1.3	V
AVDD11_PCIE_P0 AVDD11_PCIE_P1 AVDD11_SSUSB_P0 AVDD11_SSUSB_P1	1.15V supply voltage	1.0925	1.15	1.2075	V
VCCK	Digital core supply voltage	1.035	1.15	1.265	V
VCCK_VPROC	Digital processor supply voltage	0.85	1.15	1.31	V



3.3 Thermal Characteristics

Thermal characteristics when stationary without an external heat sink in an air-conditioned environment.

Table 3-3 Thermal Characteristics

Symbol	Description	Performance		
Symbol	bol Description		Unit	
T_J	Maximum junction temperature (Plastic Package)	125	°C	
θ_{JA}	Thermal Resistance for JEDEC 4L system PCB	20.91	°C/W	
θ_{JC}	Thermal Resistance for JEDEC system PCB	5.37	°C/W	
ψ_{Jt}	Thermal Characterization parameter for JEDEC 4L system PCB	3.35	°C/W	

Note: JEDEC 51-9 system FR4 PCB size: 101.5x114.5mm (4"x4.5")

Symbol	Parameters	Min.	Тур.	Max.	Unit
Tc	Case Temperature	-10	-	113	С

Note: The device is mounted on a 4L PCB, 200 x 170 x 1.6mm, natural convection and without thermal solution.

3.4 Current Consumption

Please check with application note.

Table 3-4 Current Consumption

3.5 Storage Conditions

The calculated shelf life in a sealed bag is 12 months if stored between 0 °C and 40 °C at less than 90% relative humidity (RH). After the bag is opened, devices that are subjected to solder reflow or other high temperature processes must be handled in the following manner:

- Mounted within 168 hours of factory conditions, i.e. < 30 °C at 60% RH.
- Storage humidity needs to maintained at < 10% RH.
- Baking is necessary if the customer exposes the component to air for over 168 hrs, baking conditions: 125
 °C for 8 hrs.

3.6 External XTAL Specification

Table 3-5 External XTAL Specifications (AP)

Frequency	26 Mhz
Amplitude	350(min)/500(typ.)/1000(max) mV
Duty cycle	50+-5%

Table 3-6 External XTAL Specifications (ESW)

Frequency 25 Mhz



MT7623A Network Processor

Confidential A

Frequency offset +/- 20 ppm

Duty cycle 50+-5%



3.7 AC Electrical Characteristics

3.7.1 DDR SDRAM Interface

The LPDDR2 SDRAM interface complies with 533 MHz timing requirements for standard LPDDR2 SDRAM. The interface drivers are SSTL_12 drivers matching the EIA/JEDEC standard JESD209-2B.

Table 3-7 LPDDR2 SDRAM Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
tCK(avg)	Average clock period	1.875	100	ns	
tCH(avg)	Average clock high pulse width	0.45	0.55	tCK(avg)	
tCL(avg)	Average clock low pulse width	0.45	0.55	tCK(avg)	
tCH(abs)	Absolute clock high pulse width	0.43	0.57	tCK(avg)	
tCL(abs)	Absolute clock low pulse width	0.43	0.57	tCK(avg)	
tCKE	CKE min. pulse width	3	-	tCK(avg)	
tIS	Command/Address setup time to CK	220	-	ps	
tIH	Command/Address hold time from CK	220	-	ps	
tDQSCK	DQS output access time from SDRAM CLK	2500	5500	ps	
tDQSQ	Data skew of DQS and associated DQ	-	200	ps	
tQHS	Data hold skew factor	-	230	ps	
tQSH	DQS Output High Pulse Width	tCH(abs) - 0.05	-	tCK(avg)	
tQSL	DQS Output Low Pulse Width	tCL (abs) - 0.05	-	tCK(avg)	
tQHP	Data Half Period	min(tQSH,tQSL)		tCK(avg)	
tQH	DQ/DQS output hold time from DQS	tQHP - tQHS	-	ns	
tRPRE	Read preamble	0.9	-	tCK(avg)	
tRPST	Read postamble	tCL(abs) - 0.05	-	tCK(avg)	
tDH	DQ and DQM input hold time	210	-	ps	
tDS	DQ and DQM input setup time	210	-	ps	
tDIPW	DQ and DM input pulse width	0.35	-	tCK(avg)	
tDQSS	Write command to 1st DQS latching transition	0.75	1.25	tCK(avg)	
tDQSH	DQS input high pulse width	0.4	-	tCK(avg)	
tDQSL	DQS input low pulse width	0.4	-	tCK(avg)	
tDSS	DQS falling edge setup time to CK	0.2	-	tCK(avg)	
tDSH	DQS falling edge hold time from CK	0.2	-	tCK(avg)	



Symbol	Description	Min	Max	Unit	Remark
tWPRE	DQS write preamble	0.35	-	tCK(avg)	
tWPST	DQS write postamble	0.4	7-	tCK(avg)	

The DDR3 SDRAM interface complies with 800 MHz timing requirements for standard DDR3 SDRAM. The interface drivers are SSTL_15 drivers matching the EIA/JEDEC standard JESD79-3E.

Table 3-8 DDR3 SDRAM Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
tCK(avg)	Average clock period	1.25	_	ns	
tCH(avg)	Average clock high pulse width	0.47	0.53	tCK(avg)	
tCL(avg)	Average clock low pulse width	0.47	0.53	tCK(avg)	
tCH(abs)	Absolute clock high pulse width	0.43	1	tCK(avg)	
tCL(abs)	Absolute clock low pulse width	0.43	1	tCK(avg)	
tIS	Command/Address setup time to CK	170	-	ps	
tlH	Command/Address hold time from CK	120	1	ps	
tDQSCK	DQS output access time from CK	-225	225	ps	
tDQSQ	Data skew of DQS and associated DQ	-	100	ps	
tQSH	DQS output high time	0.4	-	tCK(avg)	
tQSL	DQS output low time	0.4	•	tCK(avg)	
tQH	DQ/DQS output hold time from DQS	0.38	•	tCK(avg)	
tRPRE	DQS read preamble	0.9	1	tCK(avg)	
tRPST	DQS read postamble	0.3	-	tCK(avg)	
tDH	DQ hold time from DQS	45	•	ps	
tDS	DQ setup time to DQS	10	1	ps	
tDIPW	DQ and DM input pulse width	360	-	Ps	
tDQSS	DQS rising edge to CK rising edge	-0.27	0.27	tCK(avg)	
tDQSH	DQS input high pulse width	0.45	0.55	tCK(avg)	
tDQSL	DQS input low pulse width	0.45	0.55	tCK(avg)	
tDSS	DQS falling edge setup time to CK	0.18	-	tCK(avg)	
tDSH	DQS falling edge hold time from CK	0.18	-	tCK(avg)	
tWPRE	DQS write preamble	0.9	-	tCK(avg)	
tWPST	DQS write postamble	0.3		tCK(avg)	



3.7.2 RGMII Interface




Figure 3-1 RGMII Timing

Table 3-9 RGMII Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
t_TX_SU	Setup time for output signals (e.g. GE0_TXD*, GE0_TXEN)	1.2	-	ns	output load: 5 pF
t_TX_HD	Hold time for output signals	1.2	-	ns	output load: 5 pF
t_RX_SU	Setup time for input signals (e.g. GE0_RXD*, GE0_RXDV)	1.0	-	ns	
t_RX_HD	Hold time for input signals	1.0	-	ns	



3.7.3 MII Interface (25 Mhz)





Figure 3-2 MII Timing


Table 3-10 MII Interface Diagram Key


Symbol	Description	Min	Max	Unit	Remark
t_TX_delay	Delay to output signals (e.g. GE0_TXD*, GE0_TXEN)	6	22	ns	output load: 5 pF
t_RX_SU	Setup time for input signals (e.g. GE0_RXD*, GE0_RXDV)	10	-	ns	
t_RX_HD	Hold time for input signals	5	-	ns	

Note: For 25 Mhz TXCLK & RXCLK

3.7.4 SPI Interface







NOTE: 1) SPI_CLK is a gated clock.
2) SPI_CS is controlled by software

Figure 3-3 SPI Timing

Table 3-11 SPI Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
t_SPI_IS	Setup time for SPI input	6.0	-	ns	
t_SPI_IH	Hold time for SPI input	-1.0	-	ns	
t_SPI_OVLD	SPI_CLK to SPI output valid	-2.0	3.0	ns	output load: 5 pF

3.7.5 I2S Interface




Figure 3-4 I2S Timing

Table 3-12 I2S Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
t_I2S_IS	Setup time for I2S input (data & WS)	3.5	-	ns	
t_I2S_IH	Hold time for I2S input (data & WS)	0.5	-	ns	
t_I2S_OVLD	I2S_CLK to I2S output (data & WS) valid	2.5	10.0	ns	output load: 5 pF



3.7.6 PCM Interface




Figure 3-5 PCM Timing

Table 3-13 PCM Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark			
t_PCM_IS	Setup time for PCM input to PCM_CLK fall	3.0	-	ns				
t_PCM_IH	Hold time for PCM input to PCM_CLK fall	1.0	-	ns				
t_PCM_OVLD	PCM_CLK rise to PCM output valid	10.0	35.0	ns	output load: 5 pF			

3.7.7 I2C Interface




Figure 3-6 I2C Timing

Table 3-14 I2C Interface Diagram Key



Symbol	Description	Min	Max	Unit	Remark
fSCL	SCL clock frequency	0	400	kHz	
tBUF	Bus free time between a STOP and START condition	1.3		us	
tHD	Hold time (repeated) START condition. After this period, the first clock pulse is generated			us	
tLOW	LOW period of the SCL clock	1.3	7-	us	
tHIGH	HIGH period of the SCL clock	0.6		us	
tSU:STA	Setup time for a repeated START condition	0.6	<u>-</u>	us	
THD:DAT	Data hold time:	C.	-	us	
tSU:DAT	Data setup time	100	-	ns	
tr	Rise time of both SDA and SCL signals	20	300	ns	
tf	Fall time of both SDA and SCL signals	20	300	ns	
tSU:STO	Setup time for STOP condition	0.6	-	us	

3.7.8 SDIO Interface




Figure 3-7 SDIO Timing

Table 3-15 SDIO Interface Diagram Key



Symbol	Description	Min	Max	Unit	Remark
fPP	Clock frequency data transfer mode	0	50	MHz	
tWL	Clock low	7		ns	
tWH	Clock high	7	7	ns	
tTLH	Clock rise	4	3	ns	
tTHL	Clock fll		3	ns	
tISU	Input setup	6		ns	
tlH	Input hold	2		ns	
tOH	Output hold	2.5	•	ns	
tO_DLY(max)	Output dellay time	0	14	ns	

3.7.9 NAND Flash Interface (Samsung Compatible Device)




Figure 3-8 NAND Flash Command Timing




Figure 3-9 NAND Flash Address Latch Timing




Figure 3-10 NAND Flash Write Timing




Figure 3-11 NAND Flash Read Timing
Table 3-16 NAND Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
tCLS	CLE setup time	12	-	ns	
tCLH	CLE hold time	5		ns	
tCS	CE setup time	20		ns	
tCH	CE hold time	5		ns	
tWP	WE pulse width	12		ns	
tALS	ALE setup time	12		ns	
tALH	ALE hold time	5		ns	
tDS	Data setup time	12		ns	
tDH	Data hold time	5		ns	
tWC	Write cycle time	25		ns	



MT7623A Network Processor

Confidential A

Symbol	Description	Min	Max	Unit	Remark
tWH	WE high hold time	10	A	ns	



3.8 Power On Sequence




Figure 3-12 Power ON Sequence

Table 3-17 Power ON Sequence Diagram Key

Symbol	Description	Min	Max	Unit
t1	Digital core power on to processer(CA7) power on	8	10	ms
t2	Processor(CA7) power on to digital IO(1.8V) and analog IO(1.8V/1.2V/1.1V) power on	2	4	ms
t3	Digital IO power(1.8V) on to board 3.3V power on	2	4	ms
t4	Digital IO power(1.8V) on to DDR IO(1.8V/1.5V/1.35V) power on	6	8	ms
t5	Digital core power on to XTAL start	0	30	ms
t6	XTAL start to PORST_N de-assertion	41	164	ms
t7.	PORST_N de-assertion to SW configure ESW(Ethernet Switch) core power on	1	1	ms
t8	ESW core power on to ESW PORST_N de-assertion	200	-	ms

4 Package Information

4.1 Dimensions - FBGA (21 x 21mm)




Figure 4-1 Package Dimension



4.1.1 Diagram Key

Table 4-1 Package Diagram Key

lko-so	Cumbal	Symbol Common Dir			
ltern		Symbol	MIN.	NOM,	MAX.
Package Type				FBGA	
Body Size	Х	D	20,85	21	21.15
,	Y	E	20.85	21	21.15
Ball Pitch	X	eD eE	0.80		
Mold Thickness		A3	1.17 Ref.		
Substrate Thickness		A2	0.56 Ref.		
Substrate+Mold Thickness		A4	1.66	1.73	1.80
Total Thickness	7	A	2.00	2.13	2.26
Ball Diameter				0.50	
Ball Stand Off		A1	0.35	0.40	0.45
Ball Width		b	0.45	0.50	0.55
Mold Area	X	M N	19.00 19.00		
Chamfer		CA	2.00*45*		
Package Edge Tolerance	7	aaa	0.15		
Substrate Flatness)	bbb	0.10		
Mold Flatness		ccc	0.20		
Coplanarity		ddd	0.15		
Ball Offset (Package)	eee	0.15			
Ball Offset (Ball)		fff	0.08		
Ball Count		n	486		
Edge Ball Center to Center		D1	19.20		
Tage Daniel Control	Y	E1	19.20		
Edge Ball Center to Package Edge	X	gD gE	0.90 0.90		
A	ī	g L		0.90	

NOTE:

- 1. Controlling dimensions are in millimeters.
- 2. Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- 3. Dimension b is measured at the maximum solder ball diameter, parallel to primary datum C.
- 4. Special characteristics C class: bbb, ddd.
- 5. The pattern of pin 1 fiducial is for reference only.



4.2 Reflow Profile Guideline




Figure 4-2 Reflow profile

Notes:

- 1. Reflow profile guideline is designed for SnAgCulead-free solder paste.
- 2. Reflow temperature is defined at the solder ball of package/or the lead of package.
- 3. MTK would recommend customer following the solder paste vendor's guideline to design a profile appropriate your line and products.
- 4. Appropriate N2 atmosphere is recommended since it would widen the process window and mitigate the risk for having solder open issues.

4.3 Top Marking



MT7623AI: Part number YYWW: Date code

####: Internal control code

LLLLLLLL: Lot number ".": Pin #1 dot

Figure 4-3 Top marking



4.4 Ordering Information

Part Number

Package (Green/RoHS Compliant)

MT7623AI

21 x 21mm, 486-balls FBGA

Note: a heat sink is required in max ambient temperature.

MediaTek Inc. 5F, 5 Tai-Yuan 1st St Taiwan, R.O.C

Tel: +886-3-560-0868

Fax: +886-3-560-0818 <u>www.mediatek.com</u>

Chupei City, Hsinchu County,

MediaTek Confidential

© 2015 MediaTek Inc.