



# **MT7621 Programming Guide**

## **7-port Gigabit Ethernet Switch**

Version: 0.1  
Release date: 2013-09-14

© 2008 - 2014 MediaTek Inc.

This document contains information that is proprietary to MediaTek Inc.

Unauthorized reproduction or disclosure of this information in whole or in part is strictly prohibited.

Specifications are subject to change without notice.

## Table of Contents

<b>Table of Contents .....</b>	<b>2</b>
<b>1 General Description .....</b>	<b>4</b>
1.1 Overview .....	4
<b>2 Function Description .....</b>	<b>5</b>
2.1 Mode setting .....	5
2.2 Reset .....	7
2.3 PHY auto polling and SMI master control register .....	7
2.4 Link Status .....	8
2.5 Link Status change .....	10
2.6 MAC 5 interface setup .....	10
2.7 MAC 6 interface setup .....	13
2.8 EEPROM .....	16
2.9 Output queue .....	17
2.10 VLAN setting .....	17
2.11 Access control list (ACL) .....	21
2.12 MAC forward control .....	26
2.13 MAC table aging time .....	27
2.14 MAC table .....	27
2.15 QoS (Quality of Services) .....	28
2.16 Flow control .....	33
2.17 Local port enable .....	34
2.18 System MAC Controller .....	35
2.19 LED controller .....	35
2.20 Embedded GePHY Access .....	36
2.20.1 Embedded GePHY In-Direct Accessing .....	36
2.20.2 Embedded GePHY Direct Accessing .....	37
2.21 RGMII Timing Adjustment .....	41
2.21.1 RGMII RXC Adjustment .....	41
2.21.2 RGMII TXC Adjustment .....	43
2.22 PHY Clause 45 Register Read .....	44
2.22.1 Clause 45 Register Read/Write .....	44
2.22.2 Clause 22 Access to Clause 45 Registers .....	44
2.23 Flow Control .....	45
2.23.1 Related Control Signals for Flow Control .....	45
2.23.2 Enter Flow-Control State .....	46
2.23.3 Leave Flow-Control State .....	46
2.24 MIB Counter .....	47
<b>3 Annex .....</b>	<b>55</b>
3.1 User Port .....	55
3.2 Translation Port .....	55
3.3 Transparent Port .....	56
3.4 Security mode .....	56

3.5	Check mode.....	57
3.6	Fallback mode .....	57
3.7	Port Matrix mode .....	57

## 1 General Description

### 1.1 Overview

MT7621 GSW is a highly integrated Ethernet switch with high performance and non-blocking transmission. It includes a 7-port Gigabit Ethernet MAC and a 5-port Gigabit Ethernet PHY for several applications, such as xDSL, xPON, WiFi AP, and cable modem. MT7621 GSW enables an advanced power-saving feature to meet the market requirement. It complies with IEEE803.3az for Energy Efficient Ethernet and cable-length/link-down power saving mode. MT7621 GSW is also designed for cost-sensitive applications in retail and Telecom market. MediaTek's industry-leading techniques provide customers with the most cost-competitive and lowest power consumption Ethernet product in the industry. Please refer to the below figure to know the construct of MT7621 GSW.



## 2 Function Description

### 2.1 Mode setting

The register 0x 7800 is hardware trap, it is made when power on (define by boot-strap resistance). You can change it by writing 0x7804. Finally, the system would active according 0x7804 not 0x7800. Some registers of 0x7800 cannot be changed. For detail, please check the switch register map. You should check it bit by bit.

**00007800    HWTRAP    Hardware Trap Status Register    01007FFF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ht_loo pdet_ dis	ht_p5 _intf_ sel	ht_smi_addr		ht_xtal_fsel		ht_p6 _intf_ dis	ht_p5 _intf_ mode	ht_p5 _intf_ dis	ht_c mdio_ bps_n	ht_ee prom_ en	ht_chip_mode			
Type		RO	RO	RO		RO		RO	RO	RO	RO	RO	RO			
Reset		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

If you want to change 0x7804, you need to set bit 16 as 1 of 0x7804 first.

**00007804    MHWTRAP    Modified Hardware Trap Status Register    0100000F**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name												csr_p 5_phy 0_sel				csr_c hg_tra p
Type												RW				RW
Reset												0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	csr_g sw_ck _sel	csr_lo opdet_ dis	csr_p 5_intf_ _sel	csr_smi_addr		csr_xtal_fsel		csr_p 6_intf_ dis	csr_p 5_intf_ _mod e	csr_p 5_intf_ dis	csr_c mdio_ bps_n	csr_ee prom_ en	csr_chip_mode			
Type	RW	RW	RW	RO		RO		RW	RW	RW	RW	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit(s)	Name	Description
20	csr_p5_phy0_sel	When p5_intf_sel == 1'b0, the external device will be connected to 1'b0: GPHY4 1'b1: GPHY0
16	csr_chg_trap	Change HW-TRAP setting 1'b1: Change 1'b0: Use default HW-TRAP setting
15	csr_gsw_ck_sel	Control GSW_CK (if csr_chg_trap == 1) 1'b0: 500MHz 1'b1: 200MHz
14	csr_loopdet_dis	Hardware Loop Detection Disable (if csr_chg_trap == 1) 1'b0: Enable 1'b1: Disable
13	csr_p5_intf_sel	Port 5 Interface Selection (if csr_chg_trap == 1) 1'b1: P5 Interface connects to GMAC5 1'b0: P5 Interface connects to GePHY4 or GePHY0 (depends on csr_p5_phy0_sel)
12:11	csr_smi_addr	csr_smi_addr is equal to ht_smi_addr[1:0] (offset: 0x7800, bit 12~11) since this hardware trap cannot be modified by software.

10:9	csr_xtal_fsel	<b>csr_xtal_fsel is equal to ht_xtal_fsel[1:0](offset: 0x7800, bit 10~9)since this hardware trap cannot be modified by software.</b>
8	csr_p6_intf_dis	<b>From hw_trap[8]</b> Port 6 Interface Disable (if csr_chg_trap == 1) 1'b0: Enable 1'b1: Disable
7	csr_p5_intf_mode	<b>Port 5 Interface Mode (if csr_chg_trap == 1)</b> 1'b0: GMII/MII 1'b1: RGMII
6	csr_p5_intf_dis	<b>Port 5 Interface Disable (if csr_chg_trap == 1)</b> 1'b1: Disable 1'b0: Enable
5	csr_c_mdio_bps_n	<b>Directly access phy mdc (if csr_chg_trap==1)</b> 0: Directly access PHY registers via C_MDC/C_MDIO 1: Indirectly access PHY registers
4	csr_eeprom_en	<b>csr_eeprom_en is equal to ht_eeprom_en (offset: 0x7800, bit 4) since this hardware trap cannot be modified by software.</b>
3:0	csr_chip_mode	<b>csr_chip_mode is equal to ht_chip_mode[3:0] (offset: 0x7800, bit 3~0) since this hardware trap cannot be modified by software.</b>

Please also check the detail trap of GSW.

Trap	Function	Description	Default
0x7800 bit [0]	Chip mode	<b>Must as 4'b1111</b>	4'b1111
0x7800 bit [3]			
0x7800 bit [6]			
0x7800 bit [1]			
0x7800 bit [2]	EEPROM_EN	1'b0: disable EEPROM 1'b1: external enable EEPROM	1'b1
0x7800 bit [4]	MDIO_Bypass	1'b0: Directly access 1'b1: indirectly access	1'b1
0x7800 bit [5]	P5_Disable	1'b0: Port 5 enable 1'b1: Port 5 disable	1'b1
0x7800 bit [7]	P5_Interface	1'b0: GMII/MII 1'b1: RGMII	1'b1
0x7800 bit [8]	P6_Disable	1'b0: Port 6 enable 1'b1: Port 6 disable	1'b1
0x7800 bit [9]	XTAL_SELECT	EXTERANL XTAL FEQ 1'b01: 20Mhz 1'b11: 40Mhz 1'b11: 25Mhz	2'b11
0x7800 bit [12]			
0x7800 bit [11]	SMI_ADDR	Chip SMI Address Bit 4 and bit 3 of SMI address Bit [2:0] = 3'b111 *Note 1	2'b11
0x7800 bit [10]			
0x7800 bit [13]	Do not use	-	2'b1
0x7800 bit [14]	Loop detect	1'b0: loop detection enable 1'b1: loop detection disable	1'b1

\*Note 1: We would suggest that SMI address of GSW is 5'b11111. If not, you need to change the driver of GSW.

## 2.2 Reset

Check the Register 0x7000 if you want to do the software reset to switch or PHY.  
 Usually, we would set 0x7000 as 0x3 for re-start switch.

**00007000**    **SYS\_CTRL**    **System Control**    **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name										ACL_T AB_IN IT	MAC_ TAB_I NIT	VLAN_ TAB_ INIT				BMU_ MEM_ INIT
Type										RO	RO	RO				RO
Reset										0	0	0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TRTC M_BIS T_STS	MASK BIST STS	CTRL BIST STS	ADDR BIST STS	VLN_ BIST STS	MIB_B IST_S	PB_BI ST_ST S	PL_BI ST_ST S	FL_BI ST_ST S	MBIST CMP	MBIST EN		SW_P HY_R ST	SW_S YS_R ST	SW_R EG_R ST
Type		RO	RO	RO	RO	RO	RO	RO	RO	RO	RO	RW		R/W/S C	R/W/S C	R/W/S C
Reset		0	0	0	0	0	0	0	0	0	0	0		0	0	0

## 2.3 PHY auto polling and SMI master control register

Set the 0x7018 if you want to use auto polling mode for each PHY port.

**00007018**    **PHY\_POLL**    **PHY Polling and SMI Master Control Register**    **00078600**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name					PHY_AP_EN								EEE_POLL_EN			
Type					RW								RW			
Reset					0	0	0	0		1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PHY_ PRE_ EN	RX_T A1_C HK_O FF			PHY_END_ADDR					PMDC_CFG				PHY_ST_ADDR		
Type	RW	RW			RW					RW				RW		
Reset	1	0			0	0	1	1	0	0	0			0	0	0

Bit(s)	Name	Description
30:24	PHY_AP_EN	<b>PHY Auto-Polling Enable</b> It indicates the updating PHY status by auto-polling or side-band signals. bit 24 => port 0 bit 25 => port 1 bit 30 => port 6 1: PHY status obtained by Auto-polling 0: PHY status obtained by side-band signals
22:16	EEE_POLL_EN	<b>PHY EEE Polling Enable</b> It indicates polling the EEE capability of each PHY. bit 16 => port 0 bit 17 => port 1 bit 22 => port 6 1: Enable 0: Disable
15	PHY_PRE_EN	<b>PHY Preamble Enable</b> It indicates that the SMI master will send preamble bits (32 bits) at each MDIO read/write transaction. 1: Enable 0: Disable Note: This bit will affect both PHY auto-polling mode and PHY indirect access mode.
14	RX_TA1_CHK_OFF	<b>Disable the checking of RX_TA1 value.</b> 1: Do not check the value of RX_TA1 state

12:8	PHY_END_ADDR	<b>PHY Polling End Address</b> It indicates the end address of PHY auto-polling process.
7:6	PMDC_CFG	<b>PHY MDC Clock Configuration</b> It is used to configure the divider N for MDC clock frequency. The MDC clock is from the system clock (500MHz) and is divided by N. 2'b00: N=256 2'b01: N=64 2'b10: N=32 2'b11: N=16 Note: MDC clock should not be over the MDC clock maximum value of PHY.
4:0	PHY_ST_ADDR	<b>PHY Polling Start Address</b> It indicates the start address of PHY auto-polling process.

## 2.4 Link Status

You can find MAC control register put at 0x3500 for MAC 5, and 0x3600 for MAC 6. You can change MAC ability at this register. We would suggest don't use the register 0x3000 to 0x3400. It may not work.

**00003500 PMCR\_P5 PORT 5 MAC Control Register 00056330**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													IPG_CFG_P5		EXT_PHY_P5	MAC_MODE_P5
Type													RW		RW	RW
Reset													0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FORCE_MODE_P5	MAC_TX_EN_P5	MAC_RX_EN_P5		MAC_PRE_P5		BKOFF_EN_P5	BACKPR_EN_P5	FORCE_EE_E100_P5	FORCE_EE_P5	FORCE_RX_FC_P5	FORCE_TX_FC_P5	FORCE_SPD_P5		FORCE_DP_X_P5	FORCE_LN_K_P5
Type	RW	RW	RW		RW		RW	RW	RW	RW	RW	RW	RW		RW	RW
Reset	0	1	1		0		1	1	0	0	1	1	0	0	0	0

Bit(s)	Name	Description
19:18	IPG_CFG_P5	<b>PORT 5 Inter-Frame+ Gap Shrink</b> 00: Normal 96-bits IFG 01: Transmit 96-bits IFG with short IFG in random behavior 10: Shrink 64-bits IFG
17	EXT_PHY_P5	<b>PORT 5 External PHY</b> Port 5 connects with external PHY. 0: PORT 5 DOES NOT connect with external PHY. 1: PORT 5 connects with external PHY.
16	MAC_MODE_P5	<b>PORT 5 MAC Mode</b> PORT 5 operates in MAC mode. 0: PORT 5 operates in PHY mode. 1: PORT 5 operates in MAC mode.
15	FORCE_MODE_P5	<b>PORT 5 Force Mode</b> PORT 5 operates in force mode. It is used to control PORT 5 status of link, speed, duplex, rx_fc, tx_fc, eee100, and eee1g. 0: Force mode is off (mac status is determined by phy auto-polling module). 1: Force mode is on (mac status is determined by force_xxx_P5 register).
14	MAC_TX_EN_P5	<b>Port 5 TX MAC Enable (Note: This bit only has impact on MAC function, and it has no impact on the link status or Queue manager.)</b> 0: TX MAC function is disabled. 1: TX MAC function is enabled.
13	MAC_RX_EN_P5	<b>PORT 5 RX MAC Enable (Note: This bit only has impact on MAC function, and it</b>



		has no impact on the link status or Queue manager.) 0: RX MAC function is disabled. 1: RX MAC function is enabled.
11	MAC_PRE_P5	<b>TX short preamble mode</b> 0: TX short preamble length is disabled. 1: TX short preamble is enabled.
9	BKOFF_EN_P5	<b>PORT 5 Backoff Enable</b> 0: Disabled 1: Let the MAC of PORT 5 follow the back-off mechanism when collision happens.
8	BACKPR_EN_P5	<b>PORT 5 Backpressure Enable</b> 0: Disabled 1: Enable back pressure mechanism when operating in half-duplex mode with low internal free memory page count.
7	FORCE_EEE1G_P5	<b>PORT 5 Force LPI Mode For 1000Mbps</b> When (force_mode_P5 = 1), this bit is used to control the 1000Base-T EEE ability of PORT 5. 0: Do not have the ability of entering EEE Low Power Idle mode for 1000Mbps 1: Have the ability of entering EEE Low Power Idle mode for 1000Mbps
6	FORCE_EEE100_P5	<b>PORT 5 Force LPI Mode For 100Mbps</b> When (force_mode_P5 = 1), this bit is used to control the 100Base-TX EEE ability of PORT 5. 0: Do not have the ability of entering EEE Low Power Idle mode for 100Mbps 1: Have the ability of entering EEE Low Power Idle mode for 100Mbps
5	FORCE_RX_FC_P5	<b>PORT 5 Force RX FC</b> When (force_mode_P5 = 1), this bit is used to control the RX FC ability of PORT 5. 0: Disabled. 1: Let the MAC of PORT 5 accept a pause frame when operating in full-duplex mode.
4	FORCE_TX_FC_P5	<b>PORT 5 Force TX FC</b> When (force_mode_P5 = 1), this bit is used to control the TX FC ability of PORT 5. 0: Disabled. 1: Let the MAC of PORT 5 transmit a pause frame when operating in full-duplex mode with low internal free memory page count.
3:2	FORCE_SPD_P5	<b>PORT 5 Force Speed [1:0]</b> When (force_mode_P5 = 1), these bits are used to control MAC speed of PORT 5. 00: 10Mbps 01: 100Mbps 10: 1000Mbps 11: Reserved
1	FORCE_DPX_P5	<b>PORT 5 Force duplex</b> When (force_mode_P5 = 1), this bit is used to control MAC duplex of PORT 5. 0: Half Duplex 1: Full Duplex
0	FORCE_LNK_P5	<b>PORT 5 Force MAC Link Up</b> When (force_mode_P5 = 1), this bit is used to control link status of PORT 5. 0: Link Down 1: Link Up

For MAC 5 and MAC6, they have its own status to check register. 0x3508 is for MAC 5 status and 0x3608 is for MAC 6. If you want to change MAC 5 status, you can use 0x3500 to change its ability.

00003508	<u>PMSR_P5</u>		PORT 5 MAC Status Register										00000000			
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EEE1 G_ST S_P5	EEE10 0_STS _P5	RX_F C_ST S_P5	TX_FC _STS _P5	MAC_SPD_S TS_P5		MAC DPX_ STS_P 5	MAC LNK_ STS_ P5
Type									RO	RO	RO	RO	RO		RO	RO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	EEE1G_STS_P5	<b>PORT 5 LPI Mode Status For 1000Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 1000Mbps 1: Capable of entering EEE Low Power Idle mode for 1000Mbps
6	EEE100_STS_P5	<b>PORT 5 LPI Status Mode For 100Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 100Mbps 1: Capable of entering EEE Low Power Idle mode for 100Mbps
5	RX_FC_STS_P5	<b>PORT 5 RX XFC Status. Port 5 Rx flow control status</b> 0: Disabled. 1: Let the MAC of PORT 5 accept a pause frame when operating in full-duplex mode.
4	TX_FC_STS_P5	<b>PORT 5 TX XFC Status</b> PORT 5 TX flow control status 0: Disabled. 1: Let the MAC of PORT 5 to transmit a pause frame when operating in full-duplex mode with low internal free memory page count.
3:2	MAC_SPD_STS_P5	<b>PORT 5 Speed [1:0] Status</b> Current speed of PORT 5 after PHY links up. 00: 10 Mbps 01: 100 Mbps 10: 1000 Mbps 11: Reserved
1	MAC_DPX_STS_P5	<b>PORT 5 duplex Status</b> Current duplex mode of port 5 after PHY links up 0: Half Duplex 1: Full Duplex
0	MAC_LNK_STS_P5	<b>Port 5 Link Up Status. Link up status of PORT 5.</b> 0: Link Down 1: Link Up

## 2.5 Link Status change

You can find the 0x700c is a record if PHY status was changed. For example, if you plug into PHY 1, you can find the 0x700c become 00080002. Then drew the PHY 1, the 0x700c would still keep 00080002. You need to write "1" to the bit which you want clean at the register 0x700c. After that you can find it would become 00080000.

### 0000700C SYS INT STS System Interrupt Status

00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	ACL_INT	ARL_SEC_TAG_INT	ARL_SEC_VLAN_INT	ARL_SEC_G1X_INT	ARL_PKT_BC_IN_T	ARL_EQ_RR_IN_T	ARL_PKT_QERR_INT	ARL_TBL_RR_IN_T					PTP_INT	MIB_INT	BMU_INT	MAC_PC_INT
Type	W1C	W1C	W1C	W1C	W1C	W1C	W1C	W1C					W1C	W1C	W1C	W1C
Reset	0	0	0	0	0	0	0	0					0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		PHY6_INT	PHY5_INT	PHY4_INT	PHY3_INT	PHY2_INT	PHY1_INT	PHY0_INT		PHY6_LC_INT	PHY5_LC_INT	PHY4_LC_INT	PHY3_LC_INT	PHY2_LC_INT	PHY1_LC_INT	PHY0_LC_INT
Type		W1C	W1C	W1C	W1C	W1C	W1C	W1C		W1C	W1C	W1C	W1C	W1C	W1C	W1C
Reset		0	0	0	0	0	0	0		0	0	0	0	0	0	0


## 2.6 MAC 5 interface setup

Usually, GMII of P5 does not need to do the delay. If you want to use as RGMII, you may modify the TX or RX delay timing. Please also notice that 10Mbps and 100Mbps mode also can do the delay. But,

you know that their CLK timing is 400ns and 40ns. So, that also means the 2ns delay latency may not useful to them.

**00007B04    P5RGMITXCR    P5 RGMII Wrapper TX Clock Control Register    00000010**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														csr_rgmii_txen_cfg		
Type														RW		
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						csr_rgmii_txd_cfg						csr_rgmii_txc_cfg				
Type						RW						RW				
Reset						0	0	0				1	0	0	0	0




You can adjust 0x7b04 for P5 CLK, data and enable delay timing.

0x7b04: P5 RGMII Wrapper TX Clock Control Register

Bit 4 ([4] - Using 90-degree TXC (central align)) is used for adjusting align. You can change the bit if you got the short packet.

Bit 3 ([3] - Inverted RXC) is used for enable the XOR, like the below figure. It is usually for a large timing adjustment.



If you need to change the RX delay of P5, please modify 0x7b00. rxd\_cfg and rctl\_cfg .

Here is the sample when GSW link with Vitesse PHY.

Change reg7B00[18:16] rxd\_cfg[2:0] , from 3'b000 to 3'b010

Change reg7B00[26:24] rctl\_cfg[2:0] , from 3'b000 to 3'b010


You may also change the CLK align.

Change reg7B04[4:0] GTXC setting , from 5'b10000 to 5'b01001

**00007B00    P5RGMIRXCR    P5 RGMII Wrapper RX Clock Control Register    00000104**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
-----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----	----

<b>Name</b>						csr_rgmiir_ctl_cfg								csr_rgmiir_rxd_cfg		
<b>Type</b>						RW								RW		
<b>Reset</b>						0	0	0						0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>								csr_rgmiir_ctl_align						csr_rgmiir_rxc_0deg_cfg		
<b>Type</b>								RW						RW		
<b>Reset</b>								1						0	1	0



Please notice the bit 8 of 7b00 is used for checking the enable delay or not. The delay chain would be no longer valid if the 8<sup>th</sup> bit set as 1.

**csr\_rgmii\_central\_align**    **1: RXC/RXD is central-aligned; RXC does not pass through the delay chain.**  
                                   **0: RXC/RXD is not central-aligned (edge-aligned); RXC passes through the delay**

0x7810 is used for setting TXC driving. P5 CLK driving is 12mA as default value. Others, like TXD, MDC and TXEN are also locate at this register.

00007810	<u>IO_DRV_CR</u>	IO Driving Strength Control Register	00000000
----------	------------------	--------------------------------------	----------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							csr_normal_drv				csr_mdc_drv				csr_led_mdi_o_drv	
Type							RW				RW				RW	
Reset							0	0			0	0			0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name			csr_p6_data_io_drv				csr_p6_clk_i_o_drv				csr_p5_io_data_drv				csr_p5_io_clk_drv	
Type			RW				RW				RW				RW	
Reset			0	0			0	0			0	0			0	0

If P5 want to connect a PHY IC, you should check the below flow to make sure the PHY status:

1. Check 0x3508 : check the link up status
2. Check PHY is link up or not, use “tce miir 5 1”. If you get 796D, it means the PHY is link up.
3. Check 0x3500, 56300 is correct for its status.
4. Check 0x7018, it need to 7f7f8600 for enable polling mode.

00007018	PHY_POLL	PHY Polling and SMI Master Control Register	007F8600
----------	----------	---	----------

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name				PHY AP EN								EEE POLL EN				

Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	PHY_PRE_EN	RX_T A1_C HK_O FF		PHY_END_ADDR					PMDC_CFG			PHY_ST_ADDR				
Type	RW	RW		RW					RW			RW				
Reset	1	0		0	0	1	1	0	0	0		0	0	0	0	0

## 2.7 MAC 6 interface setup

GSW TX driving use full power as default setting. You can change the register to change it:

0x7a54, 0x7a5c, 0x7a64, 0x7a6c, 0x7a74.

All of them are used ff as default. You can change to 44 if you need.

### 00007A54 TRGMII TD0\_O TRGMII TD0 ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TD0_DM_DR_VN_PRE		TD0_DM_DR_VP_PRE		TD0_DM_TDSEL				TD0_ODTE_N			TD0_DM_DR_ME_P_RE	TD0_DM_DR_VNT0	TD0_DM_DR_VPT0	TD0_DM_DR_VNTE	TD0_DM_DR_VPT0
Type	RW		RW		RW				RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TD0_DM_ODTN				TD0_DM_ODTP				TD0_DM_DRVN				TD0_DM_DRVP			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

### 00007A5C TRGMII TD1\_O TRGMII TD1 ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TD1_DM_DR_VN_PRE		TD1_DM_DR_VP_PRE		TD1_DM_TDSEL				TD1_ODTE_N			TD1_DM_DR_ME_P_RE	TD1_DM_DR_VNT0	TD1_DM_DR_VPT0	TD1_DM_DR_VNTE	TD1_DM_DR_VPT0
Type	RW		RW		RW				RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TD1_DM_ODTN				TD1_DM_ODTP				TD1_DM_DRVN				TD1_DM_DRVP			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

### 00007A64 TRGMII TD2\_O TRGMII TD2 ODT REGISTER

000000FF

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TD2_DM_DR_VN_PRE		TD2_DM_DR_VP_PRE		TD2_DM_TDSEL				TD2_ODTE_N			TD2_DM_DR_ME_P_RE	TD2_DM_DR_VNT0	TD2_DM_DR_VPT0	TD2_DM_DR_VNTE	TD2_DM_DR_VPT0
Type	RW		RW		RW				RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TD2_DM_ODTN				TD2_DM_ODTP				TD2_DM_DRVN				TD2_DM_DRVP			
Type	RW				RW				RW				RW			
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1

**00007A6C**    **TRGMII\_TD3\_O**    **TRGMII TD3 ODT REGISTER**  
**DT**
**000000FF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TD3_DM_DR_VN_PRE		TD3_DM_DR_VP_PRE		TD3_DM_TDSEL				TD3_ODTEN			TD3_DM_ME_P_RE	TD3_DM_ME_DR_VNT0	TD3_DM_ME_DR_VPT0	TD3_DM_ME_DR_VNTE	TD3_DM_DRVPT_E
Type	RW		RW		RW				RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TD3_DM_ODTN					TD3_DM_ODTP				TD3_DM_DRV_N				TD3_DM_DRV_P	
Type		RW					RW				RW				RW	
Reset		0	0	0		0	0	0	1	1	1	1	1	1	1	1

**00007A74**    **TRGMII\_TXCTL**    **TRGMII TXCTL ODT REGISTER**  
**ODT**
**000000FF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TXCTL_DM_DRVN_PRE		TXCTL_DM_DRVP_PRE		TXCTL_DM_TDSEL				TXCTL_ODTEN			TXCTL_DM_L_DM_E_PR	TXCTL_DM_L_DM_DRV_NTO	TXCTL_DM_L_DM_DRV_PT0	TXCTL_DM_L_DM_DRV_NTE	TXCTL_DM_L_DM_DRV_PTE
Type	RW		RW		RW				RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TXCTL_DM_ODTN					TXCTL_DM_ODTP				TXCTL_DM_DRV_N				TXCTL_DM_DRV_P	
Type		RW					RW				RW				RW	
Reset		0	0	0		0	0	0	1	1	1	1	1	1	1	1

**00007A7C**    **TRGMII\_TCK\_O**    **TRGMII TCK ODT REGISTER**  
**DT**
**000000FF**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TCK_DM_DR_VN_PRE		TCK_DM_DR_VP_PRE		TCK_DM_TDSEL				TCK_ODTEN			TCK_DM_ME_PRE	TCK_DM_ME_DRVNT0	TCK_DM_ME_DRVPT0	TCK_DM_ME_DRVNT_E	TCK_DM_ME_DRVPT_E
Type	RW		RW		RW				RW			RW	RW	RW	RW	RW
Reset	0	0	0	0	0	0	0	0	0			0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		TCK_DM_ODTN					TCK_DM_ODTP				TCK_DM_DRV_N				TCK_DM_DRV_P	
Type		RW					RW				RW				RW	
Reset		0	0	0		0	0	0	1	1	1	1	1	1	1	1

If you want to change P6 RX delay, please change the bit 0<sup>th</sup> to bit 6<sup>th</sup> of the follow register:

RXDO 0x7a10

RXD1 0x7a18

RXD2 0x7a20

RXD3 0x7a28

RXCTL 0x7a30

**00007A10**    **TRGMII\_RD0**    **TRGMII RD0 CONTROL REGISTER**
**00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BSLIP_EN	EDGE_CHK_CHK		EDGE_CHK_PAT	BSLIP_INIT				RD0_WD							
Type	RW	RW		RW	RW				RO							
Reset	0	0		0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name					RD0_ERRCNT					RD0_TAP							
Type					RO					RW							
Reset					0	0	0	0		0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	BSLIP_EN	To trigger a bitslip operation, this bit should be written as 1. This bit is toggled after it is written as 1. 1: Bitslip is performed. The initial value is loaded.
30	EDGE_CHK	To trigger a comparison of received data for 16 clocks, this bit should be written as 1. The comparison error is stored in ERRCNT. This bit is toggled after it is written as 1. 1: Training comparison is performed for 16 clocks.
28	EDGE_CHK_PAT	Training pattern selection for comparison 0: The training pattern is the toggling pattern. 1: The training pattern is all-zero or all-one pattern.
27:24	BSLIP_INIT	This field is the bitslip initial value loaded when the bitslip is enabled. The suggested value is 15, 0, or 1. 0: Normal operation
23:16	RD0_WD	This register holds the received word for RD0.
11:8	RD0_ERRCNT	This field is cleared when EDGE_CHK is written as 1. At each clock of the training phase, the data received are compared to the data received at the previous clock. This register holds the mismatch counter of RD0.
6:0	RD0_TAP	This is the delay tap of RD0. To modify the delay tap, it should be increased or decreased by 1.

If you want to change P6 TX delay, please change the bit 8<sup>th</sup> to bit 11<sup>th</sup> of the follow register:

TXDO 0x7a50

TXD1 0x7a58

TXD2 0x7a60

TXD3 0x7a68

TXCTL 0x7a70

Note: 1 unit about 30ps

00007A50 [TRGMII TD0\\_C](#) TRGMII TD0 CTRL REGISTER

00000455

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	TD0_DMPE DRV					TD0_DM_RTT										
Type	RW					RW										
Reset	0					0	0	0								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	TD0_DM_S R	TD0_DMERO DT	TD0_DMOECTL		TD0_TAP				TD0_TRAIN_WD							
Type	RW	RW	RW		RW				RW							
Reset	0	0	0		0	1	0	0	0	1	0	1	0	1	0	1

Bit(s)	Name	Description
31	TD0_DMPEDRV	
26:24	TD0_DM_RTT	This is the RTT setting.
15	TD0_DM_SR	
14	TD0_DMERODT	This is the ODT setting.
13	TD0_DMOECTL	OE edge selection
11:8	TD0_TAP	This is the delay tap of TD0. The delay tap is encoded as gray code (0, 1, 3, 2, 6, 7,



5, 4, C, D, F, E, A, B, 9, 8)

7:0 TD0\_TRAIN\_WD

This is the training word in training mode.

## 2.8 EEPROM

Before use EEPROM, please read 0x7800 bit 4 is 1 or not. If you want to use it, it should be as 1. You need to use 0x7120 as the register for EEPROM programming. Here take the changing the port 0 register 4 for example.

Ethphxcmd gsw 7120 c0003075 // Must write the initial address of EEPROM as 3075 (IP ID)

Ethphxcmd gsw 7120 c0021c70 // Use 0x701c to write PHY register, and write to address 2.

Ethphxcmd gsw 7120 c00405e1 // Write data 05e1 to address 4.

Ethphxcmd gsw 7120 c0068805

// Write data 8805 to address 6, the final data would be 880505e1

It means write 05E1 to register 4 of port 0.

### 00007120 EEPR\_IND EEPROM INDIRECT ACCESS CONTROL REGISTER 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	EP_IND_AC_T	EP_IND_WR							EP_IND_ADDR							
Type	RW	RW							RW							
Reset	0	0							0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	EP_IND_DATA															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 0000701C PHY\_IAC PHY Indirect Access Control 00090000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PHY_ACS_ST		MDIO_REG_ADDR					MDIO_PHY_ADDR					MDIO_CMD		MDIO_ST	
Type	R/W/S/C		RW					RW					RW		RW	
Reset	0		0	0	0	0	0	0	0	0	0	0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MDIO_RW_DATA															
Type	R/W/RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Write command example:

command	switch reg	EEPROM ADD					
ethphxcmd gsw	7120	c000	3	0	7	5	*chip ID, only need write at EEPROM reg 0.
ethphxcmd gsw	7120	c002	1	c	7	0	*MDIO register
ethphxcmd gsw	7120	c004	0	1	8	1	*data
ethphxcmd gsw	7120	c006	8	8	0	5	*command line

Read command example:

command	switch reg	EEPROM ADD					
ethphxcmd gsw	7120	c000	3	0	7	5	*chip ID, only need write at EEPROM reg 0.
ethphxcmd gsw	7120	c002	1	c	7	0	*MDIO register
ethphxcmd gsw	7120	c004	0	0	0	0	*command line
ethphxcmd gsw	7120						



## 2.9 Output queue

Each port has 8 queues for different QoS services. Please know that QoS only active when traffic jam happen. It means that you should have flow control first for QoS. If not, you would only find the packet loss.

Free page: Read the 0x1fc0

For GSW, if you want to check the queue, please use:

ethphxcmd gsw 7038 **220**

ethphxcmd gswr 7034

Here show the Q map:

	Q1 & Q0	Q3 & Q2	Q5 & Q4	Q7 & Q6
P0	<b>220</b>	221	222	223
P1	224	225	226	227
P2	228	229	22a	22b
P3	22c	22d	22e	22f
P4	230	231	232	233
P5	234	235	236	237
P6	238	239	23a	23b

### 00001FC0 **FPLC** Free Page Link Count Register **01EE01EE**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name							<b>MIN_FREE_PL_CNT</b>									
Type							RO									
Reset							0	1	1	1	1	0	1	1	1	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name							<b>FREE_PL_CNT</b>									
Type							RO									
Reset							0	1	1	1	1	0	1	1	1	0

Bit(s)	Name	Description
25:16	MIN_FREE_PL_CNT	Minimal Free Page Link Count in LMU from last read access
9:0	FREE_PL_CNT	Free Page Link Count in LMU

## 2.10 VLAN setting

You need use three registers to make one VLAN rule. Please follow the below information to do that:  
Set the port you want into security mode and as user port, take port 1 as example:

0x **21**04 00ff0003 //set as security mode

0x **21**10 81000000 //set as user port

You should set up the each VLAN port you want to be security mode and user port.

Next, you need to setup the VLAN ID and group member. Here, we set port 0 to 3 and port 6 as one group and their VLAN ID is 10. And just only port 3 get the egress tag.

0x94 104F0001 Port member 0~3+6 (4f =0100 1111 )  
 0x98 000000c0 Egress tag enable for port 3 , refer to register 0x98  
 0x90 80001003 VID member VID set as 03

Note: Please don't use 0 and 4095 for VID.

If you do not want to add egress tag at any port, just set 0x98 as 0. For detail, check the register 0x0098 at the below.

### 00002104 PCR Port Control of P1 00FF0000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REV0	MLDV2_EN	EG_TAG		REV1	PORT_PRI			PORT_MATRIX							
Type	DC	RW	RW		DC	RW			RW							
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	REV2			UP2D_SCP_EN	UP2T_AG_EN	ACL_EN	PORT_TX_MIR	PORT_RX_MIR	ACL_MIR	MIS_PORT_FW			REV3	VLAN_MIS	PORT_VLAN	
Type	DC			RW	RW	RW	RW	RW	RW	RW			DC	RW	RW	
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 00000090 VTCR VLAN Table Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUSY	REV0														IDX_INVLD
Type	W1C	DC														RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FUNC				VID											
Type	RW				RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	BUSY	<b>VLAN Table Is Busy</b> SW can set this bit to 1 only if this bit is reset. After the VTCR register is written and this bit is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits.
30:17	REV0	<b>Reserved</b>
16	IDX_INVLD	<b>Entry is not Valid</b> This index for the access control is out of the valid index.
15:12	FUNC	<b>Access Control Function</b> Whenever VTCR register is written and bit.31 is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits. 4'b0000: Read the specified VID Entry from VAWD# register based on VID bits 4'b0001: Write the specified VID Entry though VAWD# register based on VID bits. 4'b0010: Make the specified VID entry invalid based on VID bits. 4'b0011: Make the specified VID entry valid based on VID bits . 4'b0100: Read the specified ACL Table entry. 4'b0101: Write the specified ACL Table entry. 4'b0110: Read the specified trTCM Meter Table. 4'b0111: Write the specified trTCM Meter Table. 4'b1000: Read the specified ACL Mask entry. 4'b1001: Write the specified ACL Mask entry. 4'b1010: Read the specified ACL Rule Control entry. 4'b1011: Write the specified ACL Rule Control entry. 4'b1100: Read the specified ACL Rate Control entry. 4'b1101: Write the specified ACL Rate Control entry. 4'b1110: Reserved

4'b1111: Reserved

11:0 VID

**1. VLAN ID Number: 0x0 to 0x1F (16)**

2. ACL table index: 0x0 to 0x3F (64)

3. ACL mask control: 0x0 to 0x3F (32 or 64)

**00000094    VAWD1    VLAN and ACL Write Data I    00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WDATA[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WDATA[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(VLAN Entry)

Bits	Type	Name	Description	Initial value
31	RW	PORT_STAG	Port based STAG	0x0
30	RW	IVL_MAC	Independent VLAN Learning	0x0
29	RW	EG_CON	Egress Tag Consistent	0x0
28	RW	VTAG_EN	Per VLAN Egress Tag Control	0x0
27	RW	COPY_PRI	Copy User Priority Value from Customer Priority Tag for Stack VLAN	0x0
26:24	RW	USER_PRI	Service Tag User Priority Value from VLAN Table	0x0
23:16	RW	PORT_MEM	VLAN Member Control	0x0
15:4	RW	S_TAG1	Service Tag I	0x0
3:1	RW	FID	Filtering Database	0x0
0	RW	VALID	VLAN Entry Valid	0x0

**00000098    VAWD2    VLAN and ACL Write Data II    00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	WDATA[31:16]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	WDATA[15:0]															
Type	RW															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

(VLAN Entry)

Bits	Type	Name	Description	Initial value
31:16	RW	S_TAG2	Service Tag II	0x0
15:14	-	-	Reserved	0x0
13:12	RW	P6_TAG	P6 Egress Tag Control	0x0
11:10	RW	P5_TAG	P5 Egress Tag Control	0x0
9:8	RW	P4_TAG	P4 Egress Tag Control	0x0
7:6	RW	P3_TAG	P3 Egress Tag Control	0x0
5:4	RW	P2_TAG	P2 Egress Tag Control	0x0
3:2	RW	P1_TAG	P1 Egress Tag Control	0x0
1:0	RW	P0_TAG	P0 Egress Tag Control	0x0

**00002010**      **PVC**      **Port VLAN Control of P0**      **000000C0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>STAG_VPID</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>DIS_PVID</b>	<b>FORCE_PVID</b>	<b>REV0</b>	<b>PT_VPM</b>	<b>PT_OPTION</b>	<b>EG_TAG</b>			<b>VLAN_ATTR</b>		<b>PORT_TAG</b>	<b>BC_L_KYV_EN</b>	<b>MC_L_KYV_EN</b>	<b>UC_L_KYV_EN</b>	<b>ACC_FRM</b>	
<b>Type</b>	RW	RW	DC	RW	RW	RW			RW		RW	RW	RW	RW	RW	
<b>Reset</b>	0	0	0	0	0	0	0	0	1	1	0	0	0	0	0	0


Bit(s)	Name	Description
31:16	STAG_VPID	<b>Stack Tag VPID (VLAN Protocol ID) Value</b> The received frame will be regarded as a legal stack tag frame if the following conditions are matched: Outer VPID == STAG_VPID Inner VPID == 16'h8100 The outgoing frame will be added by the outer VLAN tag with the programmable VPID field = STAG_VPID.
15	DIS_PVID	<b>PVID Disable</b> Disable PVID insertion in priority-tagged frames. 0: Use PVID for priority-tagged frames. 1: Keep VID=0 for priority-tagged frames.
14	FORCE_PVID	<b>Force PVID on VLAN-tagged frames</b> 0: Use VID in VLAN-tagged frame. 1: Force the replacement of VID with PVID .
13	REV0	<b>Pass-through capability on TPID</b> 0: Disable pass-through on TPID 1: Enable pass-through on TPID
12	PT_VPM	
11	PT_OPTION	
10:8	EG_TAG	<b>Pass-through capability on TX special tag</b> 0: Disable pass-through on TX special tag 1: Enable pass-through on TX special tag  <b>Incoming Port Egress VLAN Tag Attribution</b> 3'b000: System default (disabled) 3'b001: Consistent 3'b010, 3'b011: Reserved

		3'b100: Untagged 3'b101: Swap 3'b110: Tagged 3'b111: Stack
7:6	VLAN_ATTR	<b>VLAN Port Attribute</b> 2'b00: User port 2'b01: Stack port 2'b10: Translation port 2'b11: Transparent port
5	PORT_STAG	<b>Special Tag Enable</b> Enable a proprietary VLAN tag format to carry additional information to the remote port. 0: No special tag format for Tx/Rx 1: Enable
4	BC_LKYV_EN	<b>Broadcast Leaky VLAN Enable</b> 0: Broadcast frames received by this port will be blocked by VLAN. 1: Broadcast frames received by this port can pass through VLAN.
3	MC_LKYV_EN	<b>Multicast Leaky VLAN Enable</b> [NOTE] Leaky VLAN can be configured by ARL or Port Control Register based on the indication of MAC.UC_ARL_LKYV or MAC.UC_ARL_LKYV. 0: Multicast frames received by this port will be blocked by VLAN. 1: Multicast frames received by this port can pass through VLAN.
2	UC_LKYV_EN	<b>Unicast Leaky VLAN Enable</b> [NOTE] Leaky VLAN can be configured by ARL or Port Control Register based on the indication of MAC.UC_ARL_LKYV or MAC.UC_ARL_LKYV. 0: Unicast frame received by this port will be blocked by VLAN. 1: Unicast frame received by this port can pass through VLAN.
1:0	ACC_FRM	<b>Acceptable Frame Type</b> 2'b00: Admit All frames 2'b01: Admit Only VLAN-tagged frames 2'b10: Admit only untagged or priority-tagged frames. 2'b11: Reserved

Note: if you want to drop (or not) packet with VLAN tag(or not), you can set bit 1:0 of REG 0x2010, 0x2110, 0x2210...0x2610 to do that.

## 2.11 Access control list (ACL)

ACL Rule table is implemented along with packet parser. For the incoming packet, 2-bytes packet content will be filtered sequentially and compared with 64 patterns in the ACL rule table. When one pattern is hit, the corresponding rule flag will be set. After the whole packet is done, the final 64-bits rule flag will be sent to the ACL look-up engine to get the corresponding rule control. GSW can support up to 32 entries ACL rules.



Take port 0 for example:

0x2004 ff0400 //enable ACL of port 0, this setting is by per-port.

00002004			PCR		Port Control of P0										00FF0000		
Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
Name	REV0	MLDv2_EN	EG_TAG		REV1	PORT_PRI			PORT_MATRIX								
Type	DC	RW	RW		DC	RW			RW								
Reset	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Name	REV2			UP2DSCP_EN	UP2TAG_EN	ACL_EN	PORT_TX_MIR	PORT_RX_MIR	ACL_MIR	MIS_PORT_FW			REV3	VLAN_MIS	PORT_VLAN		
Type	DC			RW	RW	RW	RW	RW	RW	RW			DC	RW	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

After enable ACL, you need to setup ACL hit pattern. We would check the VLAN for example here.

### Setup the ACL pattern:

0x94 ffff8100 //”ffff” mean compare 4byte payload and need match 8100.  
 0x98 0008ff0c //ACL pattern enable, MAC header. P0 to P6. Offset 12byte.  
 0x90 80005001 //bit [15:12]: 4'b0101: Write the specific ACL Table entry. It is 1<sup>st</sup> rule.

### Setup the 3<sup>rd</sup> ACL mask:

0x94 00000021 //0x21 = 0010.0001 . Active 1<sup>st</sup> and 6<sup>th</sup> rule.  
 0x98 00000000  
 0x90 80009002 //bit [15:12]: 4'b1001: Write the specific 3<sup>rd</sup> ACL Mask entry  
 //use mask can enable many rules at the same time

### Or setup 64<sup>th</sup> ACL rule.

0x94 00000004 //0x4= 0100. Active 3<sup>th</sup> rule.  
 0x98 80000000 //0x80000000= 1000.0000.0000.0000 . Active 63<sup>th</sup> rule.

0x90 8000903F //bit [15:12]: 4'b1001: Write the specific 64<sup>th</sup> ACL Mask entry

### Setup the ACL action:

0x94 18000080 //Refer to 0x0094 (ACL rule control). This is used for drop packet.

0x98 00000000

0x90 8000b001 //bit [15:12]: 4'b1011: Write ACL rule control entry, Action for 1<sup>st</sup> rule.

Destination Address	Source Address	VLAN TAG	Type Length	/	Payload	FCS
6 byte	6 byte	4byte	2byte		1500 byte	4 byte

### 00000090 VTCTR VLAN Table Control 00000000

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BUSY		REV0													IDX_I NVLD
Type	W1C		DC													RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FUNC				VID											
Type	RW				RW											
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	BUSY	<b>VLAN Table Is Busy</b> SW can set this bit to 1 only if this bit is reset. After the VTCTR register is written and this bit is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits.
30:17	REV0	<b>Reserved</b>
16	IDX_INVLD	<b>Entry is not Valid</b> This index for the access control is out of the valid index.
15:12	FUNC	<b>Access Control Function</b> Whenever VTCTR register is written and bit.31 is set, this chip will perform the corresponding function on the VLAN table based on FUNC bits. 4'b0000: Read the specified VID Entry from VAWD# register based on VID bits 4'b0001: Write the specified VID Entry though VAWD# register based on VID bits. 4'b0010: Make the specified VID entry invalid based on VID bits. 4'b0011: Make the specified VID entry valid based on VID bits . 4'b0100: Read the specified ACL Table entry. 4'b0101: Write the specified ACL Table entry. 4'b0110: Read the specified trTCM Meter Table. 4'b0111: Write the specified trTCM Meter Table. 4'b1000: Read the specified ACL Mask entry. 4'b1001: Write the specified ACL Mask entry. 4'b1010: Read the specified ACL Rule Control entry. 4'b1011: Write the specified ACL Rule Control entry. 4'b1100: Read the specified ACL Rate Control entry. 4'b1101: Write the specified ACL Rate Control entry. 4'b1110: Reserved 4'b1111: Reserved
11:0	VID	<b>1. VLAN ID Number: 0x0 to 0x1F (16)</b> <b>2. ACL table index: 0x0 to 0x3F (64)</b> <b>3. ACL mask control: 0x0 to 0x3F (32 or 64)</b>

0x94



(ACL Rule Table)

Bits	Type	Name	Description	Initial value
31:16	RW	BIT_MASK	Comparison Pattern Mask	0x0
15:0	RW	CMP_PAT	Comparison Pattern	0x0

(ACL Rule Mask)

Bits	Type	Name	Description	Initial value
31:0	RW	ACL_MASK	ACL Mask[31:0]	0x0

(ACL Rule Control)

Bits	Type	Name	Description	Initial value
31:30	-	-	Reserved	0x0
29	RW	ACL_MANG	Management Frame Attribute	0x0
28	RW	INT_EN	Interrupt Enable	0x0
27	RW	ACL_CNT_EN	Enable ACL Hit Count	0x0
26:24	RW	CNT_IDX	Counter Group Index	0x0
23	RW	VLAN_PORT_EN	Swap VLAN Member	0x0
22	RW	DA_SWAP	Multicast MAC Address Swap	0x0
21	RW	SA_SWAP	Source MAC Address Swap	0x0
20	RW	PPP_RM	PPPoE Header Removal	0x0
19	RW	LKY_VLAN	Leaky VLAN	0x0
18:16	RW	EG_TAG	Egress VLAN Tag Attribute	0x0
15:8	RW	PORT	Destination Port / VLAN Member	0x0
7	RW	PORT_EN	Force Destination port	0x0
6:4	RW	PRI_USER	User Priority from ACL	0x0
3	RW	MIR_EN	Frame Copy to Mirror Port	0x0
2:0	RW	PORT_FW	Frame TO_CPU Forwarding	0x0

0x98



(ACL Rule Table)

Bits	Type	Name	Description	Initial value
31:20	-	-	Reserved	0x0
19	RW	EN	ACL Pattern Enable	0x0
18:16	RW	OFST_TP	Offset Range	0x0
15:8	RW	SP	Incoming Source Port Bit-map	0x0
7:1	RW	WORD_OFST	Word Offset	0x0
0	RW	CMP_SEL	Comparison mode selection	0x0

**Offset range table:**

3'b000: MAC Header (inc. VLAN tags and Length/Type) (L2 Offset)

3'b001: L2 Payload (L2 Offset)

3'b010: IP Header (L3 Offset)

3'b011: IP Datagram (L3 Offset)

3'b100: TCP/UDP Header (L4 Offset)

3'b101: TCP/UDP Datagram (L4 Offset)

3'b110: IPv6 Header (L3 Offset)

3'b111: Reserved

(ACL Rule Mask)

Bits	Type	Name	Description	Initial value
31:0	RW	ACL_MASK	ACL Mask[63:32]	0x0

ACL Rule Control)

Bits	Type	Name	Description	Initial value
31:24	RW	Reserved		0x0
23:19	RW	ACL_CLASS_IDX	Class index for the 32-entries meter table	0x0
18:17	RW	Reserved		0x0
16	RW	Reserved		0x0
15:14	RW	Reserved		0x0
13:11	RW	DROP_PCD_G	User Defined Drop Precedence for Green color packet	0x0
10:8	RW	DROP_PCD_Y	User Defined Drop Precedence for Yellow color packet	0x0
7:5	RW	DROP_PCD_R	User Defined Drop Precedence for Red color packet	0x0
4:2	RW	CLASS_SLR	User Defined Class Selector	0x0
1	RW	CLASS_SLR_SEL	Select original class_selector value or ACL control table defined class selector value	0x0
0	RW	DROP_PCD_SEL	Select original drop precedence value or ACL control table defined drop Precedence value	0x0

## 2.12 MAC forward control

0x0010 is used for MAC forwarding control rule. For different traffic, like broadcast, Unknown multicast...etc, you can set the forwarding port at this register.

**00000010 MFC MAC Forward Control 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	BC_FFP								UNM_FFP							
Type	RW								RW							
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	UNU_FFP								CPU_EN	CPU_PORT			MIRROR_EN	MIRROR_PORT		
Type	RW								RW	RW			RW	RW		
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	BC_FFP	<b>Broadcast Frame Flooding Ports</b> If MAC receives broadcast frames, this field indicates the flooding ports. [NOTE] 1. The flooding port excludes the received port on the switch. 2. Frame dropped though BC_FFP=6'b0
23:16	UNM_FFP	<b>Unknown Multicast Frame Flooding Ports</b> If MAC receives multicast frames which can not be found on the ARL, this field indicates the flooding ports. [NOTE] 1. The flooding port will exclude the received port by HW. 2. Frame dropped though UNM_FFP=6'b0.
15:8	UNU_FFP	<b>Unknown Unicast Frame Flooding Ports</b> If MAC receives the unicast or multicast frames which can not be found on the ARL. The field indicates the flooding port. [NOTE] 1. The flooding port will excludes the received port by HW 2. Frame dropped though UNM_FFP=6'b0
7	CPU_EN	<b>CPU Port Enable</b> Enable the CPU port specified in CPU_PORT. 0: No CPU port exists. 1: Enable
6:4	CPU_PORT	<b>CPU Port Number</b> Set the CPU port number. 3'h0: Port 0 ... 3'h7: Port 7
3	MIRROR_EN	<b>Mirror Port Enable</b> Enable the mirror port specified in MIRROR_PORT. 0: No mirror available 1: Enable mirror
2:0	MIRROR_PORT	<b>Mirror Port Number</b> Set the mirror port number. 3'h0: Port 0 ... 3'h7: Port 7

## 2.13 MAC table aging time

Aging time is used for recording the MAC is exist or not and would be clean after 300 seconds if there is no traffic pass through again. For changing this, you can modify the 0x00A0.

The aging time would be depending on the switch core clock speed.

**000000A0**    **AAC**    **Address Age Control**    **00095001**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REV0											AGE_DIS	AGE_CNT[7:4]			
Type	DC											RW	RW			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	AGE_CNT[3:0]				AGE_UNIT											
Type	RW				RW											
Reset	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
31:21	REV0	<b>Reserved</b>
20	AGE_DIS	<b>Address Table Aging Disable</b> Disable or pause MAC address aging.
19:12	AGE_CNT	<b>Address Table Age Count</b> This age count is recorded in the age timer field of the MAC address table when a new source address is received and the table entry is ready to refresh the timer. The applied age timer is equal to (AGE_CNT+1) *(AGE_UNIT+1) seconds.
11:0	AGE_UNIT	<b>Address Table Age Unit</b> The applied aging unit is equal to (AGE_UNIT+1) seconds.

## 2.14 MAC table

We have 2048 MAC entries exist in switch.

GSW build in the API command:

Ethphxcmd arl mactbl-disp

MAC AABBCDDDEEFF : TIMER:149, SA\_PORT\_FW:0, SA\_MIR\_EN:0, USER\_PRI:0,  
EG\_TAG:0, LEAKY\_EN:0, PORT:4, STATUS:1, TYPE:0

You can find that have an aging time, source port information over there.

For RT63368 or others platform, you can use the command flow to check the MAC table list:

Ethphxcmd gsw 80 8002 //clean

Ethphxcmd gsw 80 8004 //first MAC entry

Ethphxcmd gsw 84 // show the first entry

Ethphxcmd gsw 88 // show the firstentry

Ethphxcmd gsw 80 8005 //next MAC entry

Ethphxcmd gsw 84 // show the second entry

Ethphxcmd gsw 88 // show the second entry

For detail, you can check the register 0x0080,0x0084 and 0x0088.

**00000080**    **ATC**    **Address Table Control**    **00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REV0				ADDR											
Type	DC				RO											

<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	BUSY	SRCH_END	SRCH_HIT	ADDR_INVLD	AC_MAT				REV1		AC_SAT		REV2	AC_CMD		
<b>Type</b>	W1C	RO	RO	RO	RW				DC		RW		DC	RW		
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**00000084    TSRA1    Table Search Read Address I    00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	BYTE_0								BYTE_1							
<b>Type</b>	RO								RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	BYTE_2								BYTE_3							
<b>Type</b>	RO								RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31:24	BYTE_0	MAC Address[47:40] / Destination IP(DIP) Address [31:24]
23:16	BYTE_1	MAC Address[39:32] / Destination IP(DIP) Address [23:16]
15:8	BYTE_2	MAC Address[31:24] / Destination IP(DIP) Address [15:8]
7:0	BYTE_3	MAC Address[23:16] / Destination IP(DIP) Address [7:0]


**00000088    TSRA2    Table Search Read Address II    00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	BYTE_0								BYTE_1							
<b>Type</b>	RO								RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	BYTE_2								BYTE_3							
<b>Type</b>	RO								RO							
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0


Bit(s)	Name	Description
31:24	BYTE_0	MAC Address[15:8] / Source IP(SIP) Address [31:24]
23:16	BYTE_1	MAC Address[7:0] / Source IP(SIP) Address [23:16]
15:8	BYTE_2	SIP Address [15: 8] or bit[15]: IVL bit[14:12]: Filter ID[2:0] bit[11:8]: CVID[11: 8] NOTE: When IVL is reset, MAC[47:0] and FID[2:0] will be used to read/write the address table. When IVL is set, MAC[47:0] and CVID[11:0] will be used to read/write the address table.
7:0	BYTE_3	SIP Address[7:0] or CVID[7:0]

## 2.15 QoS (Quality of Services)


QoS is the ability to provide different priority to different applications or the data flows. GSW can support strict priority (SP) and weighted round-robin (WRR) mode for QoS. Please refer to packet format at the below figure and know the VID and user priority are the key for QoS. We will suggest that you should disable flow control if you want to use QoS.



**SP:**




**WRR:**



You may need to make the port you want as security mode and user port first. For detail, please check the page about VALN setting in this document.

Follow the step to setup the QoS:



If want to use WRR:

```

0x1000 80008000 //WRR for Queue 0 / Port 0
0x1008 80008000 //WRR for Queue 1 / Port 0
0x1010 80008000 //WRR for Queue 2 / Port 0
0x1018 80008000 //WRR for Queue 3 / Port 0
0x1020 80008000 //WRR for Queue 4 / Port 0
0x1028 80008000 //WRR for Queue 5 / Port 0
0x1030 80008000 //WRR for Queue 6 / Port 0
0x1038 80008000 //WRR for Queue 7 / Port 0

```

For others, follow the table and set as 0x80008000 (WRR)

	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Port 1	0x1100	0x1108	0x1110	0x1118	0x1120	0x1128	0x1130	0x1138
Port 2	0x1200	0x1208	0x1210	0x1218	0x1220	0x1228	0x1230	0x1238
Port 3	0x1300	0x1308	0x1310	0x1318	0x1320	0x1328	0x1330	0x1338
Port 4	0x1400	0x1408	0x1410	0x1418	0x1420	0x1428	0x1430	0x1438
Port 5	0x1500	0x1508	0x1510	0x1518	0x1520	0x1528	0x1530	0x1538
Port 6	0x1600	0x1608	0x1610	0x1618	0x1620	0x1628	0x1630	0x1638

If want to use SP:

```

0x1000 80000000 //SP for Queue 0 / Port 0
0x1008 80000000 //SP for Queue 1 / Port 0
0x1010 80000000 //SP for Queue 2 / Port 0
0x1018 80000000 //SP for Queue 3 / Port 0
0x1020 80000000 //SP for Queue 4 / Port 0
0x1028 80000000 //SP for Queue 5 / Port 0
0x1030 80000000 //SP for Queue 6 / Port 0
0x1038 80000000 //SP for Queue 7 / Port 0

```

For others, follow the table and set as 0x80000000 (SP)

	Q0	Q1	Q2	Q3	Q4	Q5	Q6	Q7
Port 1	0x1100	0x1108	0x1110	0x1118	0x1120	0x1128	0x1130	0x1138
Port 2	0x1200	0x1208	0x1210	0x1218	0x1220	0x1228	0x1230	0x1238
Port 3	0x1300	0x1308	0x1310	0x1318	0x1320	0x1328	0x1330	0x1338
Port 4	0x1400	0x1408	0x1410	0x1418	0x1420	0x1428	0x1430	0x1438
Port 5	0x1500	0x1508	0x1510	0x1518	0x1520	0x1528	0x1530	0x1538
Port 6	0x1600	0x1608	0x1610	0x1618	0x1620	0x1628	0x1630	0x1638

**00001000 MMSCR0\_Q0P0 Max-Min Scheduler Control Register 0 of Queue 0/Port 00000000**  
**0**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MIN_SP_WRR_Q0_P0															
Type	RW															
Reset	0															
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Name	MIN_RATE_EN_Q0_P0				MIN_RATE_CTRL_EXP_Q0_P0		MIN_RATE_CTRL_MAN_Q0_P0
Type	RW				RW		RW
Reset	0				0 0 0 0		0 0 0 0 0 0 0

Bit(s)	Name	Description
31	MIN_SP_WRR_Q0_P0	<b>Port 0 Queue 0 min. traffic arbitration scheme</b> 0: Strict Priority (SP) 1: Round-Robin (RR)
15	MIN_RATE_EN_Q0_P0	<b>Port 0 Queue 0 minimum shaper rate limit control is enabled.</b> 0: Queue 0 min. rate limit control is disabled, when it is disabled, shaper will always let the pkt pass (infinite rate). 1: Queue 0 min. rate limit control is enabled.
11:8	MIN_RATE_CTRL_EXP_Q0_P0	<b>Exponent part of Port 0 Queue 0 min. shaper rate limit control</b> Value range: 0..4
6:0	MIN_RATE_CTRL_MAN_Q0_P0	<b>Mantissa part of Port 0 Queue 0 min. shaper rate limit control</b> Value range: 1..100

0x0044 00222722 //Use tag base for QoS. ACL is the default rule.

Check the Queue mapping rule:

**Default Priority-to-queue mapping  
(802.3D QoS)**

- Priority 7 – Queue 7
- Priority 6 – Queue 6
- Priority 5 – Queue 5
- Priority 4 – Queue 4
- Priority 3 – Queue 3
- Priority 1 – Queue 2
- Priority 0 – Queue 1
- Priority 2 – Queue 0

You can swap the Q map as you want. For example, change priority 1 from Q2 to Q1:

0x0048 09080240

Change priority 1 from Q1 to Q2:

0x0048 0a080240

If want to change priority, check the register of user priority weight.

**00000044 UPW User Priority Weight 00234567**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REV0								ARL_UPW				REV1	PORT_UPW		
Type	DC								RW				DC	RW		
Reset	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	REV2	DSCP_UPW				REV3	TAG_UPW			REV4	STAG_UPW			REV5	ACL_UPW	
Type	DC	RW				DC	RW			DC	RW			DC	RW	
Reset	0	1	0	0	0	1	0	1	0	1	1	0	0	1	1	1

Bit(s)	Name	Description
31:23	REV0	Reserved



22:20	ARL_UPW	ARL User Priority Weight (MAC/DIP Hit)
19	REV1	Reserved
18:16	PORT_UPW	Port-Based User Priority Weight Value Weights range from 0x0 to 0x7.
15	REV2	Reserved
14:12	DSCP_UPW	DSCP Priority Weight (IPv4)
11	REV3	Reserved
10:8	TAG_UPW	Priority Tag User Priority Weight
7	REV4	Reserved
6:4	STAG_UPW	Special Tag User Priority Weight
3	REV5	Reserved
2:0	ACL_UPW	ACL User Priority Weight (ACL Hit)

### 0000048 PEM1 User Priority Egress Mapping I 08480240

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REV0		TAG_PRI_1			QUE_CPU_1			QUE_LAN_1		DSCP_PRI_1					
Type	DC		RW			RW			RW		RW					
Reset	0	0	0	0	1	0	0	0	0	1	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	REV1		TAG_PRI_0			QUE_CPU_0			QUE_LAN_0		DSCP_PRI_0					
Type	DC		RW			RW			RW		RW					
Reset	0	0	0	0	0	0	1	0	0	1	0	0	0	0	0	0

Bit(s)	Name	Description
31:30	REV0	Reserved
29:27	TAG_PRI_1	User Priority 1 Priority Tag Value
26:24	QUE_CPU_1	User Priority 1 CPU Queue Selectio
23:22	QUE_LAN_1	User Priority 1 LAN Queue Selection
21:16	DSCP_PRI_1	User Priority 1 DSCP Value
15:14	REV1	Reserved
13:11	TAG_PRI_0	User Priority 0 Priority Tag Value
10:8	QUE_CPU_0	User Priority 0 CPU Queue Selectio
7:6	QUE_LAN_0	User Priority 0 LAN Queue Selection
5:0	DSCP_PRI_0	User Priority 0 DSCP Value

### 000004C PEM2 User Priority Egress Mapping II 1B581110

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	REV0		TAG_PRI_3			QUE_CPU_3			QUE_LAN_3		DSCP_PRI_3					
Type	DC		RW			RW			RW		RW					
Reset	0	0	0	1	1	0	1	1	0	1	0	1	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	REV1		TAG_PRI_2			QUE_CPU_2			QUE_LAN_2		DSCP_PRI_2					
Type	DC		RW			RW			RW		RW					
Reset	0	0	0	1	0	0	0	1	0	0	0	1	0	0	0	0

Bit(s)	Name	Description
31:30	REV0	Reserved
29:27	TAG_PRI_3	User Priority 3 Priority Tag Value
26:24	QUE_CPU_3	User Priority 3 CPU Queue Selectio
23:22	QUE_LAN_3	User Priority 3 LAN Queue Selection
21:16	DSCP_PRI_3	User Priority 3 DSCP Value
15:14	REV1	Reserved
13:11	TAG_PRI_2	User Priority 2 Priority Tag Value



10:8	QUE_CPU_2	User Priority 2 CPU Queue Selectio
7:6	QUE_LAN_2	User Priority 2 LAN Queue Selection
5:0	DSCP_PRI_2	User Priority 2 DSCP Value

## 2.16 Flow control

You should set 0x1fe0 bit 31 as 1 for global flow control first.

We take Port 5 for example, if you want to disable TX and RX flow control, you should set the bit 5 and bit 4 of 0x3500 as 0. And read 4<sup>th</sup> and 5<sup>th</sup> bit of 0x3508 to check it works or not.

**00001FE0 GFCCR0 Global Flow\_Control Control Register 0 A0087858**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	FC_EN		FC_OFF2ON_OPT	FC_ON2OFF_OPT					FC_PORT_BLK_THD							
Type	RW		RW	RW					RW							
Reset	1		1	0					0	0	0	0	1	0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FC_FREE_BLK_HITHD								FC_FREE_BLK_LOTHD							
Type	RW								RW							
Reset	0	1	1	1	1	0	0	0	0	1	0	1	1	0	0	0

Bit(s)	Name	Description
31	FC_EN	0: Disable flow control 1: Enable flow control
29	FC_OFF2ON_OPT	<b>Flow control assertion option</b> 0: Disable 1: Enable aggressive frame discard option in flow control transition from OFF to ON
28	FC_ON2OFF_OPT	<b>Flow control de-assertion option</b> 0: Disable 1: Enable aggressive frame discard option in flow control transition from ON to OFF
23:16	FC_PORT_BLK_THD	<b>Per port memory buffer (in unit of 2 blocks) associated with flow control and packet discard mechanism. (not include reserve block)</b>
15:8	FC_FREE_BLK_HITHD	<b>High water mark of memory buffer (in unit of 2 blocks) associated with flow control and packet discard mechanism. (not include reserve block) See TBD.</b>
7:0	FC_FREE_BLK_LOTHD	<b>Low water mark of memory buffer (in unit of 2 blocks) associated with flow control and packet discard mechanism. (not include reserve block) See TBD.</b>

**00003500 PMCR\_P5 PORT 5 MAC Control Register 00056330**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name													IPG_CFG_P5		EXT_PHY_P5	MAC_MODE_P5
Type													RW		RW	RW
Reset													0	1	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	FORCE_MODE_P5	MAC_TX_EN_P5	MAC_RX_EN_P5		MAC_PRE_P5		BKOFF_EN_P5	BACKPR_EN_P5	FORCE_EE1G_P5	FORCE_EE100_P5	FORCE_ERX_FC_P5	FORCE_ERTX_FC_P5	FORCE_SPD_P5		FORCE_DP_X_P5	FORCE_ELN_K_P5
Type	RW	RW	RW		RW		RW	RW	RW	RW	RW	RW	RW		RW	RW
Reset	0	1	1		0		1	1	0	0	1	1	0	0	0	0

**00003508 PMSR\_P5 PORT 5 MAC Status Register 00000000**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																
Type																
Reset																
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name									EEE1 G_ST S_P5	EEE10 0_STS _P5	RX_FC C_ST S_P5	TX_FC STS_P5	MAC_SPD_S TS_P5	MAC_DPX STS_P5	MAC_LNK STS_P5	MAC_LNK STS_P5
Type									RO	RO	RO	RO	RO	RO	RO	RO
Reset									0	0	0	0	0	0	0	0

Bit(s)	Name	Description
7	EEE1G_STS_P5	<b>PORT 5 LPI Mode Status For 1000Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 1000Mbps 1: Capable of entering EEE Low Power Idle mode for 1000Mbps
6	EEE100_STS_P5	<b>PORT 5 LPI Status Mode For 100Mbps</b> 0: Not capable of entering EEE Low Power Idle mode for 100Mbps 1: Capable of entering EEE Low Power Idle mode for 100Mbps
5	RX_FC_STS_P5	<b>PORT 5 RX XFC Status. Port 5 Rx flow control status</b> 0: Disabled. 1: Let the MAC of PORT 5 accept a pause frame when operating in full-duplex mode.
4	TX_FC_STS_P5	<b>PORT 5 TX XFC Status</b> PORT 5 TX flow control status 0: Disabled. 1: Let the MAC of PORT 5 to transmit a pause frame when operating in full-duplex mode with low internal free memory page count.
3:2	MAC_SPD_STS_P5	<b>PORT 5 Speed [1:0] Status</b> Current speed of PORT 5 after PHY links up. 00: 10 Mbps 01: 100 Mbps 10: 1000 Mbps 11: Reserved
1	MAC_DPX_STS_P5	<b>PORT 5 duplex Status</b> Current duplex mode of port 5 after PHY links up 0: Half Duplex 1: Full Duplex
0	MAC_LNK_STS_P5	<b>Port 5 Link Up Status. Link up status of PORT 5.</b> 0: Link Down 1: Link Up

## 2.17 Local port enable

This is used for debugging not for normal use. It means it would add the self port to the MAC table. So, the same packet would come out from the input port. Set 7<sup>th</sup> of 0x000c to enable it.

**0000000C AGC ARL Global Control 00071819**

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	MLDV 2_int _en													ACL_I NT	VLAN _INT	ADDR _INT
Type	RW													RO	RO	RO
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	RATE _COM P								LOCA L_EN	ARL PADDI NG	ACL MULTI	L2LEN _CHK	CTRL _DRO P	VLAN 4CPU	ARL _PRI	ALR _RST _N
Type	RW								RW	RW	RW	RW	RW	RW	RW	RW

<b>Reset</b>	0	0	0	1	1	0	0	0	0	0	0	1	1	0	0	1
--------------	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

## 2.18 System MAC Controller

GSW build-in the internal MAC. The default MAC is 00000017a501. We put them at 0x30E8 and 0x30E4. You can change the default value as you want.

**000030E4**      **SMACCR0**      **System MAC Control Register 0**      **0017A501**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>	<b>SMACCR0[31:16]</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	1	0	1	1	1
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>SMACCR0[15:0]</b>															
<b>Type</b>	RW															
<b>Reset</b>	1	0	1	0	0	1	0	1	0	0	0	0	0	0	0	1

Bit(s)	Name	Description
31:0	SMACCR0	System MAC Address, sys_mac [31:0]. The first 32-bit of system MAC address. It is unique and is specified for pause frame.

**000030E8**      **SMACCR1**      **System MAC Control Register 1**      **00000000**

<b>Bit</b>	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
<b>Name</b>																
<b>Type</b>																
<b>Reset</b>																
<b>Bit</b>	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
<b>Name</b>	<b>SMACCR1</b>															
<b>Type</b>	RW															
<b>Reset</b>	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
15:0	SMACCR1	System MAC Address, sys_mac [47:32]. The second 16-bit of system MAC address. It is unique and is specified for pause frame.


## 2.19 LED controller

All hardware traps of GSW are weakly pull-up internally. The only way to pull-down these traps is using an external pull-down circuit. However, hardware traps and LEDs share the same pins in GSW. To make LEDs work normally, the hardware configurations of LEDs will depend on its related values in the current design.

Every port has 3 LED to mean its behavior:

- GSW Px\_LED\_0 is used for any ability linkup and traffic (10/100/1000).
- GSW Px\_LED\_1 is used for 10/100 ability linkup and traffic (10/100).
- GSW Px\_LED\_2 is used for Giga ability linkup and traffic (1000).

For trapping-high pins, the external LEDs should be active low. Its configuration is shown as below. OEs (output enables) of LED pads are controlled by the internal circuits, and LED\_DO will always be LOW under this configuration. So the external LEDs should be active low.



## 2.20 Embedded GePHY Access

### 2.20.1 Embedded GePHY In-Direct Accessing

By default, the embedded 5-port GePHY is using in-direct accessing. We can read/write the GePHY registers by accessing the PHY Indirect Access Control Register (PHY\_IAC)

#### **PHY Indirect Access Control Register**

0000701C    PHY\_IAC    PHY Indirect Access Control

0009000  
0

0000701C    [PHY\\_IAC](#)    PHY Indirect Access Control

0009000  
0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name	PHY_ACS_ST		MDIO_REG_ADDR					MDIO_PHY_ADDR					MDIO_CMD		MDIO_ST	
Type	R/W/SC		RW					RW					RW		RW	
Reset	0		0	0	0	0	0	0	0	0	0	0	1	0	0	1
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	MDIO_RW_DATA															
Type	R/W/RO															
Reset	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Bit(s)	Name	Description
31	PHY_ACS_ST	<b>PHY Access Start</b> Start the indirect accessing of PHY's register. When the accessing is completed, this bit will be self-cleared to 0. 1: Start 0: Idle or indirect accessing is completed
29:25	MDIO_REG_ADDR	<b>MDIO Register Address Fields</b> Configure the Register Address Field.
24:20	MDIO_PHY_ADDR	<b>MDIO PHY Address Field</b> Configure the PHY address field.
19:18	MDIO_CMD	<b>MDIO Command Field</b> Configure the MDIO command field. 2'b01: MDIO Write 2'b10: MDIO Read
17:16	MDIO_ST	<b>MDIO Start Field</b> Configure the MDIO start field. 2'b01: Start Others: Reserved
15:0	MDIO_RW_DATA	<b>MDIO Read/Write Data Field</b> It indicates the MDIO data field for Read/Write accessing. When READ, this is used as MDIO read data (Read Only). When Write, this is used as MDIO write data (R/W).

## 2.20.2 Embedded GePHY Direct Accessing

For some applications and test modes, in-direct accessing is time-consuming. A new direct accessing approach is adopted. There are two ways described in the following sections to enable this in-direct accessing.

### 2.20.2.1 Method I – By Hardware Trap

The 1<sup>st</sup> method to use direct accessing is setting hardware the trap. To enable this function, the hardware trap C\_MDIO\_BPS\_N (P1\_LED1; pin 107) must trap low. Thus, the embedded GePHY can be accessed by C\_MDIO directly.

#### Hardware Trap Status Register

00007800    [HWTRAP](#)    Hardware Trap Status Register

01007FF  
F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								bon d o								

00007800    HWTRAP    Hardware Trap Status Register

01007FF  
F

								ption								
Type								RO								
Reset								1								
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name		ht_loopdet_dis	ht_p5_intf_sel	ht_smi_addr	ht_xtal_fsel			ht_p6_intf_dis	ht_p5_intf_mode	ht_p5_intf_dis	ht_c_mdio_bps_n	ht_eepprom_en	ht_chip_mode			
Type		RO	RO	RO	RO			RO	RO	RO	RO	RO	RO			
Reset		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1

Bit(s)	Name	Description
24	bond_option	<b>Bonding Option</b> 1: Single switch mode 0: MCM mode
14	ht_loopdet_dis	<b>From hw_trap[14]</b> Hardware Loop Detection Disable 1'b0: Enable 1'b1: Disable
13	ht_p5_intf_sel	<b>From hw_trap[13]</b> Port 5 Interface Selection 1'b1: P5 Interface connects to GMAC5 1'b0: P5 Interface connects to GePHY4 or GePHY0 (depends on csr_p5_phy0_sel)
12:11	ht_smi_addr	<b>From hw_trap[11:10]</b> Chip SMI address bit 4 ~ bit 3 Note: chip_smi_addr[2:0] = 3'b111
10:9	ht_xtal_fsel	<b>From {hw_trap[12],hw_trap[9]}</b> External Crystal Frequency Selection 2'b00: 40MHz 2'b01: 20MHz 2'b11: 25MHz
8	ht_p6_intf_dis	<b>From hw_trap[8]</b> Port 6 Interface Disable 1'b0: Enable 1'b1: Disable
7	ht_p5_intf_mode	<b>From hw_trap[7]</b> Port 5 Interface Mode 1'b0: GMII/MII 1'b1: RGMII
6	ht_p5_intf_dis	<b>From hw_trap[5]</b> Port 5 Interface Disable 1'b1: Disable 1'b0: Enable
5	ht_c_mdio_bps_n	<b>From hw_trap[4]</b> 0: Directly access PHY registers via C_MDC/C_MDIO 1: Indirectly access PHY registers
4	ht_eepprom_en	<b>From hw_trap[2]</b> External EEPROM Enable 1: Enable 0: Disable
3:0	ht_chip_mode	<b>From {hw_trap[1],hw_trap[6],hw_trap[3],hw_trap[0]}</b> Chip Operation Mode[3:0] 4'b0000: IDDQ mode 4'b0001: IO TEST mode 4'b0010: NANDTREE mode 4'b0011: RING mode (both IO and std-cell) 4'b0100: MBIST mode

Bit(s)	Name	Description
		4'b0101: SCAN mode
		4'b0110: SCAN-COMP mode (compression)
		4'b0111: SCAN-MBIST-OLT mode
		4'b1000: AFE-OLT mode
		4'b1001: GPHY ATE mode
		4'b1010: GPHY ADUMP mode
		4'b1011: GPHY ADUMP probe mode
		4'b1100: Reserved
		4'b1101: Reserved
		4'b1110: Bootup probe mode
		4'b1111: Normal mode

### 2.20.2.2 Method II – By Software Configurations

The steps to enable this direct accessing are listed as followings.

1. Set embedded PHY clock enable as 0 (set reg\_7808[0]=1'b0)
2. Enable in-direct accessing register (set reg\_7804[16] = 1'b1; reg\_7804[5]=1'b0)
3. Set embedded PHY clock enable as 1 (set reg\_7808[0]=1'b1)

#### Modified Hardware Trap Status Register

00007804    [MHWTRAP](#)    Modified Hardware Trap Status Register    0100000F

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name								bond_option				csr_p5_phy0_sel				csr_chg_trap
Type								RO				RW				RW
Reset								1				0				0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name	csr_gsw_ck_sel	csr_loopdet_dis	csr_p5_intf_sel	csr_smi_a_ddr		csr_xtal_fs_el		csr_p6_intf_dis	csr_p5_intf_mode	csr_p5_intf_dis	csr_c_mdi_o_bps_n	csr_ee_pro_m_en	csr_chip_mode			
Type	RW	RW	RW	RO		RO		RW	RW	RW	RW	RO	RO			
Reset	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1

Bit(s)	Name	Description
24	bond_option	<b>Bonding Option</b> 1: Single switch mode 0: MCM mode
20	csr_p5_phy0_sel	<b>When p5_intf_sel == 1'b0, the external device will be connected to</b> 1'b0: GPHY4 1'b1: GPHY0
16	csr_chg_trap	<b>Change HW-TRAP setting</b> 1'b1: Change 1'b0: Use default HW-TRAP setting
15	csr_gsw_ck_sel	<b>Control GSW_CK (if csr_chg_trap == 1)</b> 1'b0: 500MHz 1'b1: 200MHz
14	csr_loopdet_dis	<b>Hardware Loop Detection Disable (if csr_chg_trap == 1)</b> 1'b0: Enable 1'b1: Disable



Bit(s)	Name	Description
13	csr_p5_intf_sel	<b>Port 5 Interface Selection (if csr_chg_trap == 1)</b> 1'b1: P5 Interface connects to GMAC5 1'b0: P5 Interface connects to GePHY4 or GePHY0 (depends on csr_p5_phy0_sel)
12:11	csr_smi_addr	<b>csr_smi_addr is equal to ht_smi_addr[1:0] (offset: 0x7800, bit 12~11) since this hardware trap cannot be modified by software.</b>
10:9	csr_xtal_fsel	<b>csr_xtal_fsel is equal to ht_xtal_fsel[1:0](offset: 0x7800, bit 10~9)since this hardware trap cannot be modified by software.</b>
8	csr_p6_intf_dis	<b>From hw_trap[8]</b> Port 6 Interface Disable (if csr_chg_trap == 1) 1'b0: Enable 1'b1: Disable
7	csr_p5_intf_mode	<b>Port 5 Interface Mode (if csr_chg_trap == 1)</b> 1'b0: GMII/MII 1'b1: RGMII
6	csr_p5_intf_dis	<b>Port 5 Interface Disable (if csr_chg_trap == 1)</b> 1'b1: Disable 1'b0: Enable
5	csr_c_mdio_bps_n	<b>Directly access phy mdc (if csr_chg_trap==1)</b> 0: Directly access PHY registers via C_MDC/C_MDIO 1: Indirectly access PHY registers
4	csr_eeprom_en	<b>csr_eeprom_en is equal to ht_eeprom_en (offset: 0x7800, bit 4) since this hardware trap cannot be modified by software.</b>
3:0	csr_chip_mode	<b>csr_chip_mode is equal to ht_chip_mode[3:0] (offset: 0x7800, bit 3~0) since this hardware trap cannot be modified by software.</b>

### Top Signal Control Registers

00007808      TOP\_SIG\_CT      TOP Signals Control Register      00000000  
RL\_CR      1

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name																csr_p5_txd7_o_sel
Type																RW
Reset															0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								csr_int_rsig_sel								csr_ebd_phy_mdc_cken
Type								RW								RW
Reset								0								1

Bit(s)	Name	Description
17:16	csr_p5_txd7_o_sel	<b>2'b11 : Output INTR/LOOPDET</b> Otherwise : Output normal signals
8	csr_intr_sig_sel	<b>Output INTR or LOOPDET_ALARM</b> 1'b1 : Output LOOPDET_ALARM 1'b0 : Output INTR
0	csr_ebd_phy_mdc_cken	<b>Gating phy_mdc</b>



## 2.21 RGMII Timing Adjustment

### 2.21.1 RGMII RXC Adjustment

The control register P5RGMII\_RXCR (offset: 0x7B00) is used to adjust the P5 RXC. It is shown in the following table.

#### P5 RGMII Wrapper RX Clock Control Register

00007B00      P5RGMII\_RXCR      P5 RGMII Wrapper RX Clock Control Register      00000104

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name						csr_rgmii_rctl_cfg								csr_rgmii_rxd_cfg		
Type						RW								RW		
Reset						0	0	0						0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name								csr_rgmii_central_align						csr_rgmii_rxc_0deg_cfg		
Type								RW						RW		
Reset								1					0	1	0	0

Bit(s)	Name	Description
8	csr_rgmii_central_align	<b>1: RXC/RXD is central-aligned; RXC does not pass through the delay chain.</b> 0: RXC/RXD is not central-aligned (edge-aligned); RXC passes through the delay chain.
3:0	csr_rgmii_rxc_0deg_cfg	<b>Port 5 RGMII RXC Delay Setting for 0-degree case</b> [3] - Inverted RXC [2:0] - Delay chain setting 3'b000: No delay applied 3'b001: 1-step buffer chain applied 3'b010: 2-step buffer chain applied 3'b011: 3-step buffer chain applied 3'b100: 4-step buffer chain applied 3'b101: 5-step buffer chain applied 3'b110: 6-step buffer chain applied 3'b111: 7-step buffer chain applied

The following figure shows the usage of these settings.




Figure. P5RGMII RXCR Usage

## 2.21.2 RGMII TxC Adjustment

RGMII TXC can be adjusted by setting P5RGMII\_TXCR (Offset: 0x7B04) which is shown in the following table.


### P5 RGMII Wrapper TX Clock Control Register

00007B04 P5RGMII TXCR P5 RGMII Wrapper TX Clock Control Register

0000001  
0

Bit	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Name														csr_rgmii_txen_cfg		
Type														RW		
Reset														0	0	0
Bit	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Name						csr_rgmii_txd_cfg							csr_rgmii_txc_cfg			
Type						RW							RW			
Reset						0	0	0				1	0	0	0	0

Bit(s)	Name	Description
		<b>Port 5 RGMII TXC Delay Setting</b>
		[4] - Using 90-degree TXC (central align)
		[3] - Inverted RXC
		[2:0] - Delay chain setting
		3'b000: No delay applied
4:0	csr_rgmii_txc_cfg	3'b001: 1-step buffer chain applied
		3'b010: 2-step buffer chain applied
		3'b011: 3-step buffer chain applied
		3'b100: 4-step buffer chain applied
		3'b101: 5-step buffer chain applied
		3'b110: 6-step buffer chain applied
		3'b111: 7-step buffer chain applied



**Figure. P5RGMITXCR Usage**

## 2.22 PHY Clause 45 Register Read

There are two method to read/write PHY Clause 45 registers. One is Clause 45 Register Read/Write, and another is Clause 22 Access to Clause 45 Registers. Clause read/clear register can't be cleared when we use the cl22 method to read. For the following register, please use the Clause 45 Register Read/Write.

- Register list : dev03\_001h, dev03\_022h, dev30\_0a2h, dev30\_14bh

### 2.22.1 Clause 45 Register Read/Write

The extensions that are used for MDIO indirect register accesses are specified in following Table. The address register shall be overwritten by address frames. At power up or device reset, the contents of the address register are undefined. Write, read, and post-read-increment-address frames shall access the register whose address is stored in the address register. Write and read frames shall not modify the contents of the address register.

**Extensions to Management Frame Format for Indirect Access**

	Management frame fields							
Frame	PRE	ST	OP	PRTAD	DEVAD	TA	ADDRESS / DATA	IDLE
Address	1...1	00	00	PPPPP	EEEEEE	10	AAAAAAAAAAAAAAAAAAAA	Z
Write	1...1	00	01	PPPPP	EEEEEE	10	DDDDDDDDDDDDDDDDDD	Z
Read	1...1	00	11	PPPPP	EEEEEE	Z0	DDDDDDDDDDDDDDDDDD	Z
Post-read-increment-address	1...1	00	10	PPPPP	EEEEEE	Z0	DDDDDDDDDDDDDDDDDD	Z

### 2.22.2 Clause 22 Access to Clause 45 Registers

The assignment of bits in the MMD access control register (Register 13) is shown in following table. The MMD access control register is used in conjunction with the MMD access address data register (Register 14) to provide access to the MMD address space using the interface and mechanisms.

**Management Frame Format**

	Management frame fields							
	PRE	ST	OP	PHYAD	REGAD	TA	DATA	IDLE
READ	1...1	01	10	AAAAA	RRRRR	Z0	DDDDDDDDDDDDDDDDDD	Z
WRITE	1...1	01	01	AAAAA	RRRRR	10	DDDDDDDDDDDDDDDDDD	Z

**MMD Access Control Register Bit Definitions**

Bit(s)	Name	Description	R/W <sup>a</sup>
13.15:14	Function	13.15:13.14 00= address 01= data, no post increment 10= data, post increment on reads and writes 11= data, post increment on writes only	R/W
13.13:5	Reserved	Write as 0, ignore on read	R/W
13.4:0	DEVAD	Device address	R/W

<sup>a</sup>R/W = Read/Write

The Function field can be set to any of four values:

a) When set to 00, accesses to Register 14 access the MMD (Register 13) is shown in following table. Register should always be initialized before attempting any accesses to other MMD registers.

b) When set to 01, accesses to Register 14 access the register within the MMD selected by the value in the MMD should always be in

c) When set to 10, accesses to Register 14 access the register within the MMD selected by the value in the MMD should always be initialized before attempting any accesses to other MMD registers.ter (value in the MMD0, accesses to Register 14 acces

d) When set to 11, accesses to Register 14 access the register within the MMD selected by the value in the MMD should always be initialized before attempting any accesses to other MMD registers.ter (Regi

MMDWhen set to 11, accesses to Register 14 access the register within the MMD selected by t is not modified.

The assignment of bits in the MMD access address data register (Register 14) is shown in following table. The MMD access address data register is used in conjunction with the MMD access control register (Register 13) to provide access to the MMD address space using the interface and mechanisms.

#### ***MMD Access Address Data Register Bit Definitions***

Bit(s)	Name	Description	R/W <sup>a</sup>
14.15:0	Address Data	If 13.15:14 = 00, MMD DEVAD's address register. Otherwise, MMD DEVAD's data register as indicated by the contents of its address register	R/W

<sup>a</sup>R/W = Read/Write

## **2.23 Flow Control**

### **2.23.1 Related Control Signals for Flow Control**

There are three parameters related to the flow control mechanism, queue-based, port-based and system-based. Both high and low thresholds listed as the following table are applied to these three parameters.

#### ***Flow Control Related Thresholds***

	Low Threshold		High Threshold	
	Address	Default	Address	Default

	Low Threshold		High Threshold	
Queue	0x1FE4[(qn*3+2):qn*3]	0x4	0x1FF4[7:0]	0xC
Port	0x1FE0[23:16]	0x8	0x1FF4[15:8]	0x12
System	0x1FE0[7:0]	0x58	0x1FE0[15:8]	0x78

Note that these thresholds are in units of 2 memory pages.

### 2.23.2 Enter Flow-Control State

There are two conditions which can be used to enter the flow-control state, which is described as the following table.

#### **Pseudo Code for Entering Flow Control State**

```

Enter_FC_State[qn] =
(queue_exceed_lothd[qn] & port_exceed_lothd & public_below_lothd) |
(csr_fc_off2on_opt & queue_exceed_hithd[qn] & port_exceed_hithd & (~public_exceed_hithd));
where
queue_exceed_lothd[qn] = (queue_page_cnt[qn] >= (queue_low_threshold*2));
queue_exceed_hithd[qn] = (queue_page_cnt[qn] >= (queue_high_threshold*2));
port_exceed_lothd = (port_page_cnt >= (port_low_threshold*2));
port_exceed_hithd = (port_page_cnt >= (port_high_threshold*2));
public_below_lothd = (free_page_cnt < (public_low_threshold*2));
public_exceed_hithd = (free_page_cnt > (public_high_threshold*2));
csr_fc_off2on_opt = reg_1FE0h[29];

```

### 2.23.3 Leave Flow-Control State

To leave the flow-control state, there are four conditions shown in the following table.

### Pseudo Code for Leaving Flow Control State

```

Leave_FC_State[qn] =
( (~(queue_exceed_lothd[qn] & port_exceed_lothd)) & (~public_below_lothd)) |
( (~(queue_exceed_hithd[qn] & port_exceed_hithd)) & public_exceed_hithd) |
port_empty |
( csr_fc_on2off_opt &
  (~(queue_exceed_hithd[qn] & port_exceed_hithd)) &
  (~public_below_lothd) &
  (~public_exceed_hithd));

```

where

```

queue_exceed_lothd[qn] = (queue_page_cnt[qn] >= (queue_low_threshold*2));
queue_exceed_hithd[qn] = (queue_page_cnt[qn] >= (queue_high_threshold*2));
port_exceed_lothd = (port_page_cnt >= (port_low_threshold*2));
port_exceed_hithd = (port_page_cnt >= (port_high_threshold*2));
public_below_lothd = (free_page_cnt < (public_low_threshold*2));
public_exceed_hithd = (free_page_cnt > (public_high_threshold*2));
csr_fc_on2off_opt = reg_1FE0h[28];
port_empty = (port_page_cnt == 0);

```

## 2.24 MIB Counter

MIB counters are used to record the packet number of ingress and egress port. You can use software reset to clean it. Or write 0x4fe0 as 0 then write 80000000 to restart it.

### MIB counter of port 0:

00004000	<a href="#">TDPC_P0</a>	32	TX Drop Packet Counter of Port 0
00004004	<a href="#">TCRC_P0</a>	32	TX CRC Packet Counter of Port 0
00004008	<a href="#">TUPC_P0</a>	32	TX Unicast Packet Counter of Port 0
0000400C	<a href="#">TMPC_P0</a>	32	TX Multicast Packet Counter of Port 0
00004010	<a href="#">TBPC_P0</a>	32	TX Broadcast Packet Counter of Port 0
00004014	<a href="#">TCEC_P0</a>	32	TX Collision Event Counter of Port 0
00004018	<a href="#">TSCEC_P0</a>	32	TX Single Collision Event Counter of Port 0
0000401C	<a href="#">TMCEC_P0</a>	32	TX Multiple Collision Event Counter of Port 0
00004020	<a href="#">TDEC_P0</a>	32	TX Deferred Event Counter of Port 0
00004024	<a href="#">TLCEC_P0</a>	32	TX Late Collision Event Counter of Port 0
00004028	<a href="#">TXCEC_P0</a>	32	TX excessive Collision Event Counter of Port 0
0000402C	<a href="#">TPPC_P0</a>	32	TX Pause Packet Counter of Port 0
00004030	<a href="#">TL64PC_P0</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 0
00004034	<a href="#">TL65PC_P0</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 0
00004038	<a href="#">TL128PC_P0</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 0
0000403C	<a href="#">TL256PC_P0</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 0
00004040	<a href="#">TL512PC_P0</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 0
00004044	<a href="#">TL1024PC_P0</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 0
00004048	<a href="#">TOCL_P0</a>	32	TX Octet Counter Low double word of Port 0



0000404C	<a href="#">TOCH_P0</a>	32	TX Octet Counter High double word of Port 0
00004060	<a href="#">RDPC_P0</a>	32	RX Drop Packet Counter of Port 0
00004064	<a href="#">RFPC_P0</a>	32	RX Filtering Packet Counter of Port 0
00004068	<a href="#">RUPC_P0</a>	32	RX Unicast Packet Counter of Port 0
0000406C	<a href="#">RMPC_P0</a>	32	RX Multicast Packet Counter of Port 0
00004070	<a href="#">RBPC_P0</a>	32	RX Broadcast Packet Counter of Port 0
00004074	<a href="#">RAEPC_P0</a>	32	RX Alignment Error Packet Counter of Port 0
00004078	<a href="#">RCEPC_P0</a>	32	RX CRC(FCS) Error Packet Counter of Port 0
0000407C	<a href="#">RUSPC_P0</a>	32	RX Undersize Packet Counter of Port 0
00004080	<a href="#">RFEPC_P0</a>	32	RX Fragment Error Packet Counter of Port 0
00004084	<a href="#">ROSPC_P0</a>	32	RX Oversize Packet Counter of Port 0
00004088	<a href="#">RJEPC_P0</a>	32	RX Jabber Error Packet Counter of Port 0
0000408C	<a href="#">RPPC_P0</a>	32	RX Pause Packet Counter of Port 0
00004090	<a href="#">RL64PC_P0</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 0
00004094	<a href="#">RL65PC_P0</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 0
00004098	<a href="#">RL128PC_P0</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 0
0000409C	<a href="#">RL256PC_P0</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 0
000040A0	<a href="#">RL512PC_P0</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 0
000040A4	<a href="#">RL1024PC_P0</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 0
000040A8	<a href="#">ROCL_P0</a>	32	RX Octet Counter Low double word of Port 0
000040AC	<a href="#">ROCH_P0</a>	32	Rx Octet Counter High double word of Port 0
000040B0	<a href="#">RDPC_CTRL_P0</a>	32	RX CTRL Drop Packet Counter of Port 0
000040B4	<a href="#">RDPC_ING_P0</a>	32	RX Ingress Drop Packet Counter of Port 0
000040B8	<a href="#">RDPC_ARL_P0</a>	32	RX ARL Drop Packet Counter of Port 0
000040D0	<a href="#">TMIB_HF_STS_P0</a>	32	TX Port MIB Counter Half Full Status of Port 0
000040D4	<a href="#">RMIB_HF_STS_P0</a>	32	RX Port MIB Counter Half Full Status of Port 0

## MIB counter of port 1:

00004100	<a href="#">TDPC_P1</a>	32	TX Drop Packet Counter of Port 1
00004104	<a href="#">TCRC_P1</a>	32	TX CRC Packet Counter of Port 1
00004108	<a href="#">TUPC_P1</a>	32	TX Unicast Packet Counter of Port 1
0000410C	<a href="#">TMP_C_P1</a>	32	TX Multicast Packet Counter of Port 1
00004110	<a href="#">TBPC_P1</a>	32	TX Broadcast Packet Counter of Port 1
00004114	<a href="#">TCEC_P1</a>	32	TX Collision Event Counter of Port 1
00004118	<a href="#">TSCEC_P1</a>	32	TX Single Collision Event Counter of Port 1
0000411C	<a href="#">TMCEC_P1</a>	32	TX Multiple Collision Event Counter of Port 1
00004120	<a href="#">TDEC_P1</a>	32	TX Deferred Event Counter of Port 1
00004124	<a href="#">TLCEC_P1</a>	32	TX Late Collision Event Counter of Port 1
00004128	<a href="#">TXCEC_P1</a>	32	TX excessive Collision Event Counter of Port 1
0000412C	<a href="#">TPPC_P1</a>	32	TX Pause Packet Counter of Port 1
00004130	<a href="#">TL64PC_P1</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 1
00004134	<a href="#">TL65PC_P1</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 1
00004138	<a href="#">TL128PC_P1</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 1
0000413C	<a href="#">TL256PC_P1</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 1
00004140	<a href="#">TL512PC_P1</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 1
00004144	<a href="#">TL1024PC_P1</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 1
00004148	<a href="#">TOCL_P1</a>	32	TX Octet Counter Low double word of Port 1
0000414C	<a href="#">TOCH_P1</a>	32	TX Octet Counter High double word of Port 1

00004160	<a href="#">RDPC_P1</a>	32	RX Drop Packet Counter of Port 1
00004164	<a href="#">RFPC_P1</a>	32	RX Filtering Packet Counter of Port 1
00004168	<a href="#">RUPC_P1</a>	32	RX Unicast Packet Counter of Port 1
0000416C	<a href="#">RMPC_P1</a>	32	RX Multicast Packet Counter of Port 1
00004170	<a href="#">RBPC_P1</a>	32	RX Broadcast Packet Counter of Port 1
00004174	<a href="#">RAEPC_P1</a>	32	RX Alignment Error Packet Counter of Port 1
00004178	<a href="#">RCEPC_P1</a>	32	RX CRC(FCS) Error Packet Counter of Port 1
0000417C	<a href="#">RUSPC_P1</a>	32	RX Undersize Packet Counter of Port 1
00004180	<a href="#">RFEPC_P1</a>	32	RX Fragment Error Packet Counter of Port 1
00004184	<a href="#">ROSPC_P1</a>	32	RX Oversize Packet Counter of Port 1
00004188	<a href="#">RJEPC_P1</a>	32	RX Jabber Error Packet Counter of Port 1
0000418C	<a href="#">RPPC_P1</a>	32	RX Pause Packet Counter of Port 1
00004190	<a href="#">RL64PC_P1</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 1
00004194	<a href="#">RL65PC_P1</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 1
00004198	<a href="#">RL128PC_P1</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 1
0000419C	<a href="#">RL256PC_P1</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 1
000041A0	<a href="#">RL512PC_P1</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 1
000041A4	<a href="#">RL1024PC_P1</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 1
000041A8	<a href="#">ROCL_P1</a>	32	RX Octet Counter Low double word of Port 1
000041AC	<a href="#">ROCH_P1</a>	32	Rx Octet Counter High double word of Port 1
000041B0	<a href="#">RDPC_CTRL_P1</a>	32	RX CTRL Drop Packet Counter of Port 1
000041B4	<a href="#">RDPC_ING_P1</a>	32	RX Ingress Drop Packet Counter of Port 1
000041B8	<a href="#">RDPC_ARL_P1</a>	32	RX ARL Drop Packet Counter of Port 1
000041D0	<a href="#">TMIB_HF_STS_P1</a>	32	TX Port MIB Counter Half Full Status of Port 1
000041D4	<a href="#">RMIB_HF_STS_P1</a>	32	RX Port MIB Counter Half Full Status of Port 1

## MIB counter of port 2:

00004200	<a href="#">TDPC_P2</a>	32	TX Drop Packet Counter of Port 2
00004204	<a href="#">TCRC_P2</a>	32	TX CRC Packet Counter of Port 2
00004208	<a href="#">TUPC_P2</a>	32	TX Unicast Packet Counter of Port 2
0000420C	<a href="#">TMPC_P2</a>	32	TX Multicast Packet Counter of Port 2
00004210	<a href="#">TBPC_P2</a>	32	TX Broadcast Packet Counter of Port 2
00004214	<a href="#">TCEC_P2</a>	32	TX Collision Event Counter of Port 2
00004218	<a href="#">TSCEC_P2</a>	32	TX Single Collision Event Counter of Port 2
0000421C	<a href="#">TMCEC_P2</a>	32	TX Multiple Collision Event Counter of Port 2
00004220	<a href="#">TDEC_P2</a>	32	TX Deferred Event Counter of Port 2
00004224	<a href="#">TLCEC_P2</a>	32	TX Late Collision Event Counter of Port 2
00004228	<a href="#">TXCEC_P2</a>	32	TX excessive Collision Event Counter of Port 2
0000422C	<a href="#">TPPC_P2</a>	32	TX Pause Packet Counter of Port 2
00004230	<a href="#">TL64PC_P2</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 2
00004234	<a href="#">TL65PC_P2</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 2
00004238	<a href="#">TL128PC_P2</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 2
0000423C	<a href="#">TL256PC_P2</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 2
00004240	<a href="#">TL512PC_P2</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 2
00004244	<a href="#">TL1024PC_P2</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 2
00004248	<a href="#">TOCL_P2</a>	32	TX Octet Counter Low double word of Port 2
0000424C	<a href="#">TOCH_P2</a>	32	TX Octet Counter High double word of Port 2
00004260	<a href="#">RDPC_P2</a>	32	RX Drop Packet Counter of Port 2

00004264	<a href="#">RFPC_P2</a>	32	RX Filtering Packet Counter of Port 2
00004268	<a href="#">RUPC_P2</a>	32	RX Unicast Packet Counter of Port 2
0000426C	<a href="#">RMPC_P2</a>	32	RX Multicast Packet Counter of Port 2
00004270	<a href="#">RBPC_P2</a>	32	RX Broadcast Packet Counter of Port 2
00004274	<a href="#">RAEPC_P2</a>	32	RX Alignment Error Packet Counter of Port 2
00004278	<a href="#">RCEPC_P2</a>	32	RX CRC(FCS) Error Packet Counter of Port 2
0000427C	<a href="#">RUSPC_P2</a>	32	RX Undersize Packet Counter of Port 2
00004280	<a href="#">RFEPC_P2</a>	32	RX Fragment Error Packet Counter of Port 2
00004284	<a href="#">ROSPC_P2</a>	32	RX Oversize Packet Counter of Port 2
00004288	<a href="#">RJEPC_P2</a>	32	RX Jabber Error Packet Counter of Port 2
0000428C	<a href="#">RPPC_P2</a>	32	RX Pause Packet Counter of Port 2
00004290	<a href="#">RL64PC_P2</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 2
00004294	<a href="#">RL65PC_P2</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 2
00004298	<a href="#">RL128PC_P2</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 2
0000429C	<a href="#">RL256PC_P2</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 2
000042A0	<a href="#">RL512PC_P2</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 2
000042A4	<a href="#">RL1024PC_P2</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 2
000042A8	<a href="#">ROCL_P2</a>	32	RX Octet Counter Low double word of Port 2
000042AC	<a href="#">ROCH_P2</a>	32	Rx Octet Counter High double word of Port 2
000042B0	<a href="#">RDPC_CTRL_P2</a>	32	RX CTRL Drop Packet Counter of Port 2
000042B4	<a href="#">RDPC_ING_P2</a>	32	RX Ingress Drop Packet Counter of Port 2
000042B8	<a href="#">RDPC_ARL_P2</a>	32	RX ARL Drop Packet Counter of Port 2
000042D0	<a href="#">TMIB_HF_STS_P2</a>	32	TX Port MIB Counter Half Full Status of Port 2
000042D4	<a href="#">RMIB_HF_STS_P2</a>	32	RX Port MIB Counter Half Full Status of Port 2

### MIB counter of port 3:

00004300	<a href="#">TDPC_P3</a>	32	TX Drop Packet Counter of Port 3
00004304	<a href="#">TCRC_P3</a>	32	TX CRC Packet Counter of Port 3
00004308	<a href="#">TUPC_P3</a>	32	TX Unicast Packet Counter of Port 3
0000430C	<a href="#">TMPC_P3</a>	32	TX Multicast Packet Counter of Port 3
00004310	<a href="#">TBPC_P3</a>	32	TX Broadcast Packet Counter of Port 3
00004314	<a href="#">TCEC_P3</a>	32	TX Collision Event Counter of Port 3
00004318	<a href="#">TSCEC_P3</a>	32	TX Single Collision Event Counter of Port 3
0000431C	<a href="#">TMCEC_P3</a>	32	TX Multiple Collision Event Counter of Port 3
00004320	<a href="#">TDEC_P3</a>	32	TX Deferred Event Counter of Port 3
00004324	<a href="#">TLCEC_P3</a>	32	TX Late Collision Event Counter of Port 3
00004328	<a href="#">TXCEC_P3</a>	32	TX excessive Collision Event Counter of Port 3
0000432C	<a href="#">TPPC_P3</a>	32	TX Pause Packet Counter of Port 3
00004330	<a href="#">TL64PC_P3</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 3
00004334	<a href="#">TL65PC_P3</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 3
00004338	<a href="#">TL128PC_P3</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 3
0000433C	<a href="#">TL256PC_P3</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 3
00004340	<a href="#">TL512PC_P3</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 3
00004344	<a href="#">TL1024PC_P3</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 3
00004348	<a href="#">TOCL_P3</a>	32	TX Octet Counter Low double word of Port 3
0000434C	<a href="#">TOCH_P3</a>	32	TX Octet Counter High double word of Port 3
00004360	<a href="#">RDPC_P3</a>	32	RX Drop Packet Counter of Port 3
00004364	<a href="#">RFPC_P3</a>	32	RX Filtering Packet Counter of Port 3

00004368	<a href="#">RUPC_P3</a>	32	RX Unicast Packet Counter of Port 3
0000436C	<a href="#">RMPC_P3</a>	32	RX Multicast Packet Counter of Port 3
00004370	<a href="#">RBPC_P3</a>	32	RX Broadcast Packet Counter of Port 3
00004374	<a href="#">RAEPC_P3</a>	32	RX Alignment Error Packet Counter of Port 3
00004378	<a href="#">RCEPC_P3</a>	32	RX CRC(FCS) Error Packet Counter of Port 3
0000437C	<a href="#">RUSPC_P3</a>	32	RX Undersize Packet Counter of Port 3
00004380	<a href="#">RFEPC_P3</a>	32	RX Fragment Error Packet Counter of Port 3
00004384	<a href="#">ROSPC_P3</a>	32	RX Oversize Packet Counter of Port 3
00004388	<a href="#">RJEPC_P3</a>	32	RX Jabber Error Packet Counter of Port 3
0000438C	<a href="#">RPPC_P3</a>	32	RX Pause Packet Counter of Port 3
00004390	<a href="#">RL64PC_P3</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 3
00004394	<a href="#">RL65PC_P3</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 3
00004398	<a href="#">RL128PC_P3</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 3
0000439C	<a href="#">RL256PC_P3</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 3
000043A0	<a href="#">RL512PC_P3</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 3
000043A4	<a href="#">RL1024PC_P3</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 3
000043A8	<a href="#">ROCL_P3</a>	32	RX Octet Counter Low double word of Port 3
000043AC	<a href="#">ROCH_P3</a>	32	Rx Octet Counter High double word of Port 3
000043B0	<a href="#">RDPC_CTRL_P3</a>	32	RX CTRL Drop Packet Counter of Port 3
000043B4	<a href="#">RDPC_ING_P3</a>	32	RX Ingress Drop Packet Counter of Port 3
000043B8	<a href="#">RDPC_ARL_P3</a>	32	RX ARL Drop Packet Counter of Port 3
000043D0	<a href="#">TMIB_HF_STS_P3</a>	32	TX Port MIB Counter Half Full Status of Port 3
000043D4	<a href="#">RMIB_HF_STS_P3</a>	32	RX Port MIB Counter Half Full Status of Port 3

### MIB counter of port 4:

00004400	<a href="#">TDPC_P4</a>	32	TX Drop Packet Counter of Port 4
00004404	<a href="#">TCRC_P4</a>	32	TX CRC Packet Counter of Port 4
00004408	<a href="#">TUPC_P4</a>	32	TX Unicast Packet Counter of Port 4
0000440C	<a href="#">TMPC_P4</a>	32	TX Multicast Packet Counter of Port 4
00004410	<a href="#">TBPC_P4</a>	32	TX Broadcast Packet Counter of Port 4
00004414	<a href="#">TCEC_P4</a>	32	TX Collision Event Counter of Port 4
00004418	<a href="#">TSCEC_P4</a>	32	TX Single Collision Event Counter of Port 4
0000441C	<a href="#">TMCEC_P4</a>	32	TX Multiple Collision Event Counter of Port 4
00004420	<a href="#">TDEC_P4</a>	32	TX Deferred Event Counter of Port 4
00004424	<a href="#">TLCEC_P4</a>	32	TX Late Collision Event Counter of Port 4
00004428	<a href="#">TXCEC_P4</a>	32	TX excessive Collision Event Counter of Port 4
0000442C	<a href="#">TPPC_P4</a>	32	TX Pause Packet Counter of Port 4
00004430	<a href="#">TL64PC_P4</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 4
00004434	<a href="#">TL65PC_P4</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 4
00004438	<a href="#">TL128PC_P4</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 4
0000443C	<a href="#">TL256PC_P4</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 4
00004440	<a href="#">TL512PC_P4</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 4
00004444	<a href="#">TL1024PC_P4</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 4
00004448	<a href="#">TOCL_P4</a>	32	TX Octet Counter Low double word of Port 4
0000444C	<a href="#">TOCH_P4</a>	32	TX Octet Counter High double word of Port 4
00004460	<a href="#">RDPC_P4</a>	32	RX Drop Packet Counter of Port 4
00004464	<a href="#">RFPC_P4</a>	32	RX Filtering Packet Counter of Port 4
00004468	<a href="#">RUPC_P4</a>	32	RX Unicast Packet Counter of Port 4



0000446C	<a href="#">RMPC_P4</a>	32	RX Multicast Packet Counter of Port 4
00004470	<a href="#">RBPC_P4</a>	32	RX Broadcast Packet Counter of Port 4
00004474	<a href="#">RAEPC_P4</a>	32	RX Alignment Error Packet Counter of Port 4
00004478	<a href="#">RCEPC_P4</a>	32	RX CRC(FCS) Error Packet Counter of Port 4
0000447C	<a href="#">RUSPC_P4</a>	32	RX Undersize Packet Counter of Port 4
00004480	<a href="#">RFEPC_P4</a>	32	RX Fragment Error Packet Counter of Port 4
00004484	<a href="#">ROSPC_P4</a>	32	RX Oversize Packet Counter of Port 4
00004488	<a href="#">RJEPC_P4</a>	32	RX Jabber Error Packet Counter of Port 4
0000448C	<a href="#">RPPC_P4</a>	32	RX Pause Packet Counter of Port 4
00004490	<a href="#">RL64PC_P4</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 4
00004494	<a href="#">RL65PC_P4</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 4
00004498	<a href="#">RL128PC_P4</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 4
0000449C	<a href="#">RL256PC_P4</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 4
000044A0	<a href="#">RL512PC_P4</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 4
000044A4	<a href="#">RL1024PC_P4</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 4
000044A8	<a href="#">ROCL_P4</a>	32	RX Octet Counter Low double word of Port 4
000044AC	<a href="#">ROCH_P4</a>	32	Rx Octet Counter High double word of Port 4
000044B0	<a href="#">RDPC_CTRL_P4</a>	32	RX CTRL Drop Packet Counter of Port 4
000044B4	<a href="#">RDPC_ING_P4</a>	32	RX Ingress Drop Packet Counter of Port 4
000044B8	<a href="#">RDPC_ARL_P4</a>	32	RX ARL Drop Packet Counter of Port 4
000044D0	<a href="#">TMIB_HF_STS_P4</a>	32	TX Port MIB Counter Half Full Status of Port 4
000044D4	<a href="#">RMIB_HF_STS_P4</a>	32	RX Port MIB Counter Half Full Status of Port 4

## MIB counter of port 5:

00004500	<a href="#">TDPC_P5</a>	32	TX Drop Packet Counter of Port 5
00004504	<a href="#">TCRC_P5</a>	32	TX CRC Packet Counter of Port 5
00004508	<a href="#">TUPC_P5</a>	32	TX Unicast Packet Counter of Port 5
0000450C	<a href="#">TMPC_P5</a>	32	TX Multicast Packet Counter of Port 5
00004510	<a href="#">TBPC_P5</a>	32	TX Broadcast Packet Counter of Port 5
00004514	<a href="#">TCEC_P5</a>	32	TX Collision Event Counter of Port 5
00004518	<a href="#">TSCEC_P5</a>	32	TX Single Collision Event Counter of Port 5
0000451C	<a href="#">TMCEC_P5</a>	32	TX Multiple Collision Event Counter of Port 5
00004520	<a href="#">TDEC_P5</a>	32	TX Deferred Event Counter of Port 5
00004524	<a href="#">TLCEC_P5</a>	32	TX Late Collision Event Counter of Port 5
00004528	<a href="#">TXCEC_P5</a>	32	TX excessive Collision Event Counter of Port 5
0000452C	<a href="#">TPPC_P5</a>	32	TX Pause Packet Counter of Port 5
00004530	<a href="#">TL64PC_P5</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 5
00004534	<a href="#">TL65PC_P5</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 5
00004538	<a href="#">TL128PC_P5</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 5
0000453C	<a href="#">TL256PC_P5</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 5
00004540	<a href="#">TL512PC_P5</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 5
00004544	<a href="#">TL1024PC_P5</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 5
00004548	<a href="#">TOCL_P5</a>	32	TX Octet Counter Low double word of Port 5
0000454C	<a href="#">TOCH_P5</a>	32	TX Octet Counter High double word of Port 5
00004560	<a href="#">RDPC_P5</a>	32	RX Drop Packet Counter of Port 5
00004564	<a href="#">RFPC_P5</a>	32	RX Filtering Packet Counter of Port 5
00004568	<a href="#">RUPC_P5</a>	32	RX Unicast Packet Counter of Port 5
0000456C	<a href="#">RMPC_P5</a>	32	RX Multicast Packet Counter of Port 5

00004570	<a href="#">RBPC_P5</a>	32	RX Broadcast Packet Counter of Port 5
00004574	<a href="#">RAEPC_P5</a>	32	RX Alignment Error Packet Counter of Port 5
00004578	<a href="#">RCEPC_P5</a>	32	RX CRC(FCS) Error Packet Counter of Port 5
0000457C	<a href="#">RUSPC_P5</a>	32	RX Undersize Packet Counter of Port 5
00004580	<a href="#">RFEPC_P5</a>	32	RX Fragment Error Packet Counter of Port 5
00004584	<a href="#">ROSPC_P5</a>	32	RX Oversize Packet Counter of Port 5
00004588	<a href="#">RJEPC_P5</a>	32	RX Jabber Error Packet Counter of Port 5
0000458C	<a href="#">RPPC_P5</a>	32	RX Pause Packet Counter of Port 5
00004590	<a href="#">RL64PC_P5</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 5
00004594	<a href="#">RL65PC_P5</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 5
00004598	<a href="#">RL128PC_P5</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 5
0000459C	<a href="#">RL256PC_P5</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 5
000045A0	<a href="#">RL512PC_P5</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 5
000045A4	<a href="#">RL1024PC_P5</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 5
000045A8	<a href="#">ROCL_P5</a>	32	RX Octet Counter Low double word of Port 5
000045AC	<a href="#">ROCH_P5</a>	32	Rx Octet Counter High double word of Port 5
000045B0	<a href="#">RDPC_CTRL_P5</a>	32	RX CTRL Drop Packet Counter of Port 5
000045B4	<a href="#">RDPC_ING_P5</a>	32	RX Ingress Drop Packet Counter of Port 5
000045B8	<a href="#">RDPC_ARL_P5</a>	32	RX ARL Drop Packet Counter of Port 5
000045D0	<a href="#">TMIB_HF_STS_P5</a>	32	TX Port MIB Counter Half Full Status of Port 5
000045D4	<a href="#">RMIB_HF_STS_P5</a>	32	RX Port MIB Counter Half Full Status of Port 5

## MIB counter of port 6:

00004600	<a href="#">TDPC_P6</a>	32	TX Drop Packet Counter of Port 6
00004604	<a href="#">TCRC_P6</a>	32	TX CRC Packet Counter of Port 6
00004608	<a href="#">TUPC_P6</a>	32	TX Unicast Packet Counter of Port 6
0000460C	<a href="#">TMPC_P6</a>	32	TX Multicast Packet Counter of Port 6
00004610	<a href="#">TBPC_P6</a>	32	TX Broadcast Packet Counter of Port 6
00004614	<a href="#">TCEC_P6</a>	32	TX Collision Event Counter of Port 6
00004618	<a href="#">TSCEC_P6</a>	32	TX Single Collision Event Counter of Port 6
0000461C	<a href="#">TMCEC_P6</a>	32	TX Multiple Collision Event Counter of Port 6
00004620	<a href="#">TDEC_P6</a>	32	TX Deferred Event Counter of Port 6
00004624	<a href="#">TLCEC_P6</a>	32	TX Late Collision Event Counter of Port 6
00004628	<a href="#">TXCEC_P6</a>	32	TX excessive Collision Event Counter of Port 6
0000462C	<a href="#">TPPC_P6</a>	32	TX Pause Packet Counter of Port 6
00004630	<a href="#">TL64PC_P6</a>	32	TX packet Length in 64-byte slot Packet Counter of Port 6
00004634	<a href="#">TL65PC_P6</a>	32	TX packet Length in 65-byte slot Packet Counter of Port 6
00004638	<a href="#">TL128PC_P6</a>	32	TX packet Length in 128-byte slot Packet Counter of Port 6
0000463C	<a href="#">TL256PC_P6</a>	32	TX packet Length in 256-byte slot Packet Counter of Port 6
00004640	<a href="#">TL512PC_P6</a>	32	TX packet Length in 512-byte slot Packet Counter of Port 6
00004644	<a href="#">TL1024PC_P6</a>	32	TX packet Length in 1024-byte slot Packet Counter of Port 6
00004648	<a href="#">TOCL_P6</a>	32	TX Octet Counter Low double word of Port 6
0000464C	<a href="#">TOCH_P6</a>	32	TX Octet Counter High double word of Port 6
00004660	<a href="#">RDPC_P6</a>	32	RX Drop Packet Counter of Port 6
00004664	<a href="#">RFPC_P6</a>	32	RX Filtering Packet Counter of Port 6
00004668	<a href="#">RUPC_P6</a>	32	RX Unicast Packet Counter of Port 6
0000466C	<a href="#">RMPC_P6</a>	32	RX Multicast Packet Counter of Port 6

00004670	<a href="#">RBPC_P6</a>	32	RX Broadcast Packet Counter of Port 6
00004674	<a href="#">RAEPC_P6</a>	32	RX Alignment Error Packet Counter of Port 6
00004678	<a href="#">RCEPC_P6</a>	32	RX CRC(FCS) Error Packet Counter of Port 6
0000467C	<a href="#">RUSPC_P6</a>	32	RX Undersize Packet Counter of Port 6
00004680	<a href="#">RFEPC_P6</a>	32	RX Fragment Error Packet Counter of Port 6
00004684	<a href="#">ROSPC_P6</a>	32	RX Oversize Packet Counter of Port 6
00004688	<a href="#">RJEPC_P6</a>	32	RX Jabber Error Packet Counter of Port 6
0000468C	<a href="#">RPPC_P6</a>	32	RX Pause Packet Counter of Port 6
00004690	<a href="#">RL64PC_P6</a>	32	RX packet Length in 64-byte slot Packet Counter of Port 6
00004694	<a href="#">RL65PC_P6</a>	32	RX packet Length in 65-byte slot Packet Counter of Port 6
00004698	<a href="#">RL128PC_P6</a>	32	RX packet Length in 128-byte slot Packet Counter of Port 6
0000469C	<a href="#">RL256PC_P6</a>	32	RX packet Length in 256-byte slot Packet Counter of Port 6
000046A0	<a href="#">RL512PC_P6</a>	32	RX packet Length in 512-byte slot Packet Counter of Port 6
000046A4	<a href="#">RL1024PC_P6</a>	32	RX packet Length in 1024-byte slot Packet Counter of Port 6
000046A8	<a href="#">ROCL_P6</a>	32	RX Octet Counter Low double word of Port 6
000046AC	<a href="#">ROCH_P6</a>	32	Rx Octet Counter High double word of Port 6
000046B0	<a href="#">RDPC_CTRL_P6</a>	32	RX CTRL Drop Packet Counter of Port 6
000046B4	<a href="#">RDPC_ING_P6</a>	32	RX Ingress Drop Packet Counter of Port 6
000046B8	<a href="#">RDPC_ARL_P6</a>	32	RX ARL Drop Packet Counter of Port 6
000046D0	<a href="#">TMIB_HF_STS_P6</a>	32	TX Port MIB Counter Half Full Status of Port 6
000046D4	<a href="#">RMIB_HF_STS_P6</a>	32	RX Port MIB Counter Half Full Status of Port 6




## 3 Annex

### 3.1 User Port

The user port is the default VLAN port. The incoming VLAN-tagged frame is stripped by the outer tag despite the following inner tags. Per untagged or priority-tagged frame, PVID is treated as VID1 tag. At the same time, VID1 is used to look for VLAN table to get the FID and Service tag for VID0. When a new Source MAC address is learned, the VID1 will also be learned on the MAC table.

On the TX\_CTRL side, each frame carries 2\*N-port egress control bits on per-port based. Bit0 indicates whether this frame carries VID 0 or not; similarly, Bit.1 is for VID1. Once "Consistent tag" is set, the egress tag format will follow the ingress tag format.




**VLAN Tag Process on User Port**

### 3.2 Translation Port

The translation port is designated for 1:1 or N:1 VLAN aggregation according to CHINA TELECOM EPON requirement. When an incoming frame is received on the translation port, the corresponding custom VID will be found from MAC table, and then the CVID will be the VID for VLAN table.


In the uploading direction, several custom VIDs can be translated into one service VID from the VLAN table which is carried on VID0. When this frame is transmitted from the translation port, etag\_ctrl[1:0] will be 2'b01 (Swap), and the service VID will appear on the egress frame.



VLAN Tag Process on Translation Port

### 3.3 Transparent Port

When the port is chosen as transparent port, the VLAN tags on the incoming will be ignored and treated as un-tagged frames. VID0 and VID1 will store PVID as the default VID which is used to look up the VLAN table. On the egress side, TX\_CTRL can accept "UNTAG" control to send the original frame.



VLAN Tag Process on Transparent Port

### 3.4 Security mode

Enable 802.1Q VLAN for all the received frames.

Discard received frame due to ingress membership violation (interrupt CPU)

Discard received frames once if VID is missed on the VLAN table (interrupt CPU)

### **3.5 Check mode**

Enable 802.1Q function for all the received frames.

Don't discard received frame due to ingress membership violation

Discard received frames once if VID is missed on the VLAN table (interrupt CPU)

### **3.6 Fallback mode**

Enable 802.1Q function for all the received frames.

Don't discard received frame due to ingress membership violation

Frames whose VID is missed on the VLAN table will be filtered by the Port Matrix Member

### **3.7 Port Matrix mode**

802.1Q function disables (VLAN Security and VLAN Filter Table)

Frames filtered by the Port Matrix Member