



MT7531 Datasheet (Preliminary)

Overview

MT7531 is a highly integrated wired Ethernet switch with high performance and non-blocking forwarding. It includes a 7-port Gigabit Ethernet MAC and a 5-port Gigabit Ethernet PHY for home entertainment, home automation and so on. It also integrated 2-port high speed SGMII interface for 2.5Gbps backbone or the external 2.5Gbps PHY.

Applications:

- Standalone Switch
- Switch in Wired router
- Switch in Access pointer

MT7531 enables an advanced power-saving feature to meet the market requirement. It complies with IEEE803.3az for Energy Efficient Ethernet and cable-length/link-down power saving mode. MT7531 is also designed for cost-sensitive applications in retail and Telecom market. MediaTek's industry-leading techniques provide customers with the most cost-competitive and lowest power consumption Ethernet product in the industry.

With the advanced technology and abundant features, MT7531 is well positioned to be the core of next-generation router, and home gateway systems.

Key Features

- 5-port 10/100/1000Mbps UTP + 7-port MAC
 - 2-port SGMII@2.5Gbps (7531AE)
 - 1-port SGMII@2.5Gbps + 1-port MII/RGMII (7531BE)
- Accessible MAC/IGMP address table
 - 2048 entries learned in 4-way hash
 - 64 entries for collision pool
 - Shared with IGMP table
- Full 4K VLAN entries and double VLAN tag recognition
- Support 2 LED pins on per UTP port
- Support one Interrupt pin to MCU
- External 32K-bytes EEPROM space for configuration
- Green Ethernet
 - Link-down power saving
 - Cable Length Detection power saving
 - IEEE 802.3az Energy Efficient Ethernet
- Supports 25/40MHz clock source
 - 25MHz DIP XTAL
 - 40MHz clock input
- Package
 - 128-pin LQFP 14mm x 14mm


Document Revision History

Revision	Date	Description
Preliminary	2019-2-12	Initial Draft
0.1	2019-4-25	Update pin name/index

Function Block Diagram

MT7531 Release 1Gbps between LAN and WLAN

- 5-port 10/100/1000Mbps MDI transceivers
- 1-port RGMII/MII MAC, and 1-port RGMII/SGMII MAC
- Supports 2.5Gbps (H)SGMII mode
- 802.1x,
- 802.3i, 3u, 3z, 3az
- 256 sets of ACL rules
- Compliant with IEEE 802.3 Auto-Negotiation
- Integrated switch regulator for single 3.3V external power source
- 2LED per port
- 128-pin, LQFP, 14mm x 14mm



- 2K MAC address table programmable aging
- 10K Jumbo frame length
- 25/40MHz clock source
- RSTP and MSTP
- Supports 4K VLAN entries
- 8 priority queues per port
- 256 sets of ACL rules
- IGMPv1/v2/v3 and MLDv1/v2 snooping
- Supports Loop detection indicator
- Broadcast/Multicast/Unknown frames storm suppression
- Supports short-cable power saving

Glossary

Abbreviation	Description
...	...

Table of Contents

Table of Contents

Overview	2
Document Revision History.....	3
Function Block Diagram	4
Glossary	5
Table of Contents.....	6
1 General Description.....	9
1.1 Introduction	9
1.2 Features.....	9
2 Pin	11
2.1 Pin Map	11
2.2 Pin Descriptions.....	13
2.2.1 Package Common Pins	13
2.2.2 MT7531AE	17
2.2.3 MT7531BE	17
2.2.4 MT7531DE	18
2.3 Pin Sharing Schemes	20
2.3.1 Pin share scheme	20
2.3.2 xMII PHY/MAC Pin Mapping.....	22
2.4 Strapping Options	23
3 Electrical Characteristics.....	24
3.1 Absolute Maximum Ratings	24
3.2 Recommended Operating Range	25
3.3 Thermal Characterisitcs.....	26
3.4 Operating Conditions	26
3.5 Storage Conditions	27
3.6 External XTAL Specifiction	27
3.7 AC Electrical Characteristics	28
3.7.1 RGMII Interface	28
3.7.2 MII Interface.....	29
3.8 Power-on Sequence	30
4 Package Information	31
4.1 Dimensions - LQFP (14 x 14mm)	31
4.1.1 Diagram Key	31

4.2 Reflow Profile Guideline..... 33

4.3 Top Marking 34

4.4 Ordering Information 35

Lists of Tables and Figures

Table 2-1 Common Pin Description	13
Table 2-2 MT7531AE Exclusive Pin Description	17
Table 2-3 MT7531BE Exclusive Pin Description	17
Table 2-4 MT7531DE Exclusive Pin Description	18
Table 2-5 Pin Share	20
Table 2-6 Strapping	23
Table 3-1 Absolute Maximum Ratings	24
Table 3-2 Recommended Operating Range	25
Table 3-3 Thermal Characteristics.....	26
Table 3-4 Operating Conditions	26
Table 3-5 External XTAL Specifications.....	27
Table 3-6 RGMII Interface Diagram Key	28
Table 3-7 MII Interface Diagram Key.....	29
Table 3-8 Power ON Sequence Diagram Key.....	30
Table 4-1 Package Diagram Key	31

1 General Description

1.1 Introduction

MT7531 is a highly integrated high performance 7-port Gigabit Ethernet switch controller. It integrates 384Kbytes embedded SRAM as the packet memory and supports up to 2K MAC address entries. Equipped with 10Gbps high bandwidth switching fabric, MT7531 provides users a 7-port wire-speed non-blocking switch platform.

MT7531 is targeted at SOHO and Small/Medium sized Business (SMB). To meet the more and more important bandwidth management and multimedia requirements in the markets, MT7531 also supports up to 4K IEEE 802.1Q port-based VLAN and 8 priority queues for advanced network management and QoS solutions. Using the VLAN feature, users can manage broadcasted traffic efficiently. Through the priority queue mechanisms, MT7531 switches the different kinds of traffics (e.g., normal data, expedited data, voice and video) according to the traffic characteristics and user's requirements, and then provides end users a multimedia environment. In all ports, the flow control functions are implemented to prevent the switch from congestion or overflow. Avoiding the broadcast storm from the abnormal network events, per port can be programmed a specific bandwidth threshold to suppress the exceeding packets. The dump switch can be configured just through EEPROM with simple control parameter.

The MT7531 is fabricated with 28nm Low Power CMOS technology, where the inputs are 3.3V tolerant and the outputs are capable of directly interfacing to Low-Voltage TTL levels. The chip is packaged in a 128-pin LQFP.

1.2 Features

- Build-in Power Managemenr Unit for single power plan
- Embedded 5-port 10/100/1000Mbps MDI transceivers and 2-port SGMII+ Serdes Interface
- Programmable trunk port for higher bandwidth requirement
- Accessible MAC address table with 2048 entries and auto aging and learning capabilities
- Programmable aging timer for MAC address table
- Learning table includes 4-way hash algorithm plus the extre 64 entries MAC/IGMP collision pool
- Supports programmable 1518/1536/1552 and 11K Jumbo frame length
- Supports 25/40MHz clock source
- Supports SVL and IVL with 8 filtering database
- Supports RSTP and MSTP

- Supports 802.1X
- Supports 4K VLAN entries
- Supports VLAN ID tag and un-tag options for each port
- Supports double tagging VLAN
- Supports hardware port isolation
- Embedded 3M-Byte packet buffer and 8 priority queues per port for better QoS support
- Supports SP, WFQ, and SP+WFQ latency scheduler
- Supports Max-Min bandwidth scheduler
- Supports ingress and egress rate control
- Supports 256 sets of ACL rules
- Supports IGMPv1/v2/v3 and MLDv1/v2 snooping
- Supports IPv4 and IPv6 multicast frames hardware forwarding
- Supports 40 MIB counters per port
- Supports Loop detection indicator
- Supports Broadcast/Multicast/Unknown frames storm suppression
- 10Base-T, 10Base-Te, 100Base-TX, and 1000Base-T compliant Transceivers
- Compliant with IEEE 802.3 Auto-Negotiation
- Supports 2 LEDs per GE PHY port
- Integrated MDI resistors
- Supports IEEE 802.3az Energy Efficient Ethernet

2 Pin

2.1 Pin Map

[illegible]

2.2 Pin Descriptions

2.2.1 Package Common Pins

Table 2-1 Common Pin Description

Pin	Name	Reset *1		After Reset *1				Pull *3,4	Voltage (V)	Driving (mA)	Description
		State *2	Pull *3	State *2	Aux *5	Pull *3	Driv ing				
MISC											
86	PAD_SYS_RSTB	I	PU	I	0	PU	-	PU	3.3	-	System Hardware Reset Pin
GPIO											
19	PAD_GPIO_0	I	PU	I/O	0	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
73	PAD_GPIO_16	I	PU	I/O	0	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
76	PAD_GPIO_19	I	PU	I/O	0	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
LED											
70	PAD_LAN4_LED0	I	PU	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #4 LED #0
71	PAD_LAN4_LED1	I	-	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #4 LED #1
74	PAD_LAN3_LED0	I	PU	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #3 LED #0
72	PAD_LAN3_LED1	I	-	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #3 LED #1
75	PAD_LAN2_LED0	I	PU	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #2 LED #0
77	PAD_LAN2_LED1	I	-	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #2 LED #1
79	PAD_LAN1_LED0	I	PU	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #1 LED #0
78	PAD_LAN1_LED1	I	-	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #1 LED #1
81	PAD_LAN0_LED0	I	PU	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #0 LED #0
80	PAD_LAN0_LED1	I	-	O	1	-	8	PU/PD	3.3	4/8/12/16	GSW Port #0 LED #1
SM											
87	PAD_SMI_MDC	I	PU	O	1	-	8	PU/PD	3.3	4/8/12/16	Serial management clock
88	PAD_SMI_MDIO	I		I/O	1	-	8	PU/PD	3.3	4/8/12/16	Serial management data
XTAL											
83	PAD_XTALO	A	-	A	-	-	-	-	3.3	-	
84	PAD_XTALI	A	-	A	-	-	-	-	3.3	-	
PMU											
63, 64	PAD_LX	A	-	A	-	-	-	-	3.3	-	
MDI											
13	PAD_REXT	A		A					3.3		Band gap resistor which is connected to AVSS33 through a 24kΩ (±1%) resistor
91	PAD_TXVP_A_P0	A		A					3.3		Port #0 MDI Transceivers

Pin	Name	Reset ^{*1}		After Reset ^{*1}				Pull ^{*3,4}	Voltage (V)	Driving (mA)	Description
		State ^{*2}	Pull ^{*3}	State ^{*2}	Aux ^{*5}	Pull ^{*3}	Driving				
92	PAD_TXVN_A_P0	A		A					3.3		Port #0 MDI Transceivers
93	PAD_TXVP_B_P0	A		A					3.3		Port #0 MDI Transceivers
94	PAD_TXVN_B_P0	A		A					3.3		Port #0 MDI Transceivers
97	PAD_TXVP_C_P0	A		A					3.3		Port #0 MDI Transceivers
98	PAD_TXVN_C_P0	A		A					3.3		Port #0 MDI Transceivers
100	PAD_TXVP_D_P0	A		A					3.3		Port #0 MDI Transceivers
101	PAD_TXVN_D_P0	A		A					3.3		Port #0 MDI Transceivers
103	PAD_TXVP_A_P1	A		A					3.3		Port #1 MDI Transceivers
104	PAD_TXVN_A_P1	A		A					3.3		Port #1 MDI Transceivers
106	PAD_TXVP_B_P1	A		A					3.3		Port #1 MDI Transceivers
107	PAD_TXVN_B_P1	A		A					3.3		Port #1 MDI Transceivers
109	PAD_TXVP_C_P1	A		A					3.3		Port #1 MDI Transceivers
110	PAD_TXVN_C_P1	A		A					3.3		Port #1 MDI Transceivers
112	PAD_TXVP_D_P1	A		A					3.3		Port #1 MDI Transceivers
113	PAD_TXVN_D_P1	A		A					3.3		Port #1 MDI Transceivers
117	PAD_TXVP_A_P2	A		A					3.3		Port #2 MDI Transceivers
118	PAD_TXVN_A_P2	A		A					3.3		Port #2 MDI Transceivers
120	PAD_TXVP_B_P2	A		A					3.3		Port #2 MDI Transceivers
121	PAD_TXVN_B_P2	A		A					3.3		Port #2 MDI Transceivers
123	PAD_TXVP_C_P2	A		A					3.3		Port #2 MDI Transceivers
124	PAD_TXVN_C_P2	A		A					3.3		Port #2 MDI Transceivers
126	PAD_TXVP_D_P2	A		A					3.3		Port #2 MDI Transceivers
127	PAD_TXVN_D_P2	A		A					3.3		Port #2 MDI Transceivers
2	PAD_TXVP_A_P3	A		A					3.3		Port #3 MDI Transceivers
3	PAD_TXVN_A_P3	A		A					3.3		Port #3 MDI Transceivers
4	PAD_TXVP_B_P3	A		A					3.3		Port #3 MDI Transceivers
5	PAD_TXVN_B_P3	A		A					3.3		Port #3 MDI Transceivers
7	PAD_TXVP_C_P3	A		A					3.3		Port #3 MDI Transceivers
8	PAD_TXVN_C_P3	A		A					3.3		Port #3 MDI Transceivers
9	PAD_TXVP_D_P3	A		A					3.3		Port #3 MDI Transceivers
10	PAD_TXVN_D_P3	A		A					3.3		Port #3 MDI Transceivers
22	PAD_TXVP_A_P4	A		A					3.3		Port #4 MDI Transceivers
23	PAD_TXVN_A_P4	A		A					3.3		Port #4 MDI Transceivers
25	PAD_TXVP_B_P4	A		A					3.3		Port #4 MDI Transceivers
26	PAD_TXVN_B_P4	A		A					3.3		Port #4 MDI Transceivers
28	PAD_TXVP_C_P4	A		A					3.3		Port #4 MDI Transceivers

Pin	Name	Reset ^{*1}		After Reset ^{*1}				Pull ^{*3,4}	Voltage (V)	Driving (mA)	Description
		State ^{*2}	Pull ^{*3}	State ^{*2}	Aux ^{*5}	Pull ^{*3}	Driving				
29	PAD_TXVN_C_P4	A		A					3.3		Port #4 MDI Transceivers
30	PAD_TXVP_D_P4	A		A					3.3		Port #4 MDI Transceivers
31	PAD_TXVN_D_P4	A		A					3.3		Port #4 MDI Transceivers
MISC											
15	PAD_ANA_TSTP	A		A					3.3		Analog Differential Test Pin
16	PAD_ANA_TSTN	A		A					3.3		Analog Differential Test Pin
POWER											
14 20 69 114	DVDDL	P		P					1.15		Digital core power supply
67	DVDDIO	P		P					3.3		Digital IO power supply
6, 27 95 108 122	AVDDL	P		P					1.15		GPHY analog power supply
11, 21 33, 90 102 116 128	AVDDH	P		P					3.3		GPHY analog power supply
65, 66	AVDD33_BUCK	P		P					3.3		BUCK analog power supply
17	AVDD33_PLLGP	P		P					3.3		PLLGP analog power supply
82	AVDD33_XTAL	P		P					3.3		XTAL analog power supply
60	AVDD33_MISC	P		P					3.3		POR, ELDO analog power supply
GROUND											
61, 62	AVSS33_BUCK	G		G							Ground for BUCK
18	AVSS33_PLLGP	G		G							Ground for PLL
K16	AVSS33_XTAL	G		G							Ground for XTAL
1, 12 24, 32 57, 68 89, 96 99 105 111 115 119 125	GND	G		G							Ground

NOTE:

1. Section 3.8 for reset and after reset period definition.
2.
 - I: Input
 - OH: Output high
 - OL: Output low
 - A: Analog
 - P: Power
 - G: Ground
 - NC: No connection
3. The internal pull resistance value is 75 k Ω .
4.
 - PD: Internal pull-down
 - PU: Internal pull-up
 - NP: No pull-down/up
5. Section 2.3.1 for pin share scheme detail.

2.2.2 MT7531AE

Table 2-2 MT7531AE Exclusive Pin Description

Pin	Name	Reset *1		After Reset *1				Pull *3,4	Voltage (V)	Driving (mA)	Description
		State *2	Pull *3	State *2	Aux *5	Pull *3	Driv ing				
GPIO											
50	PAD_GPIO_6	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
51	PAD_GPIO_7	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
52	PAD_GPIO_8	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
53	PAD_GPIO_9	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
54	PAD_GPIO_10	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
55	PAD_GPIO_11	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
56	PAD_GPIO_12	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
SGMII											
35	PAD_SGMII_TXN_P6	A		A					3.3		P6 SGMII differential transmit TX -
36	PAD_SGMII_TXP_P6	A		A					3.3		P6 SGMII differential transmit TX+
38	PAD_SGMII_RXP_P6	A		A					3.3		P6 SGMII differential receive RX +
39	PAD_SGMII_RXN_P6	A		A					3.3		P6 SGMII differential receive RX -
41	PAD_SGMII_RXN_P5	A		A					3.3		P5 SGMII differential receive RX -
42	PAD_SGMII_RXP_P5	A		A					3.3		P5 SGMII differential receive RX+
44	PAD_SGMII_TXP_P5	A		A					3.3		P5 SGMII differential transmit TX +
45	PAD_SGMII_TXN_P5	A		A					3.3		P5 SGMII differential transmit TX -
POWER											
47	DVDDIO_2	P		P					3.3		Digital IO power supply
37, 43	AVDD10_SGMII	P		P					1.15		SGMII analog power supply
40	AVDD33_SGMII	P		P					3.3		SGMII analog power supply
58	DVDDL	P		P					1.15		Digital core power supply
59	PAD_VCORE_R	P		P					1.15		BUCK FB analog power supply
GROUND											
34, 46	AVSS10_SGMII	G		G							Ground for SGMII
48, 49	GND	G		G							Ground

2.2.3 MT7531BE

Table 2-3 MT7531BE Exclusive Pin Description

Pin	Name	Reset ^{*1}		After Reset ^{*1}				Pull ^{*3,4}	Voltage (V)	Driving (mA)	Description
		State ^{*2}	Pull ^{*3}	State ^{*2}	Aux ^{*5}	Pull ^{*3}	Driv ing				
GPIO											
51	PAD_RG_RXCLK	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII RX clock
52	PAD_RG_RXCTL	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII RX data valid
53	PAD_RG_RXD0	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII RX data bit #0
54	PAD_RG_RXD1	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII RX data bit #1
55	PAD_RG_RXD2	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII RX data bit #2
56	PAD_RG_RXD3	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII RX data bit #3
50	PAD_RG_TXCLK	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII TX clock
49	PAD_RG_TXCTL	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII TX data valid
48	PAD_RG_TXD0	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII TX data bit #0
47	PAD_RG_TXD1	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII TX data bit #1
46	PAD_RG_TXD2	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII TX data bit #2
45	PAD_RG_TXD3	I/O		I/O	1	-	8	PU/PD	2.5/3.3	4/8/12/16	P5 RGMII TX data bit #3
SGMII											
35	PAD_SGMII_TXN_P6	A		A					3.3		P6 SGMII differential transmit TX -
36	PAD_SGMII_TXP_P6	A		A					3.3		P6 SGMII differential transmit TX+
38	PAD_SGMII_RXP_P6	A		A					3.3		P6 SGMII differential receive RX +
39	PAD_SGMII_RXN_P6	A		A					3.3		P6 SGMII differential receive RX -
POWER											
42, 59	DVDDIO_2	P		P					2.5/3.3		RGMII IO power supply
37	AVDD10_SGMII	P		P					1.15		SGMII analog power supply
41	AVDD33_SGMII	P		P					3.3		SGMII analog power supply
58	DVDDL_FB	P		P					1.15		Digital core power supply BUCK FB analog power supply
GROUND											
34, 40	AVSS10_SGMII	G		G							Ground for SGMII
43, 44	GND	G		G							Ground

2.2.4 MT7531DE

Table 2-4 MT7531DE Exclusive Pin Description

Pin	Name	Reset ^{*1}		After Reset ^{*1}				Pull ^{*3,4}	Voltage (V)	Driving (mA)	Description
		State ^{*2}	Pull ^{*3}	State ^{*2}	Aux ^{*5}	Pull ^{*3}	Driv ing				
GPIO											
45	PAD_GPIO_1	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO

Pin	Name	Reset *1		After Reset *1				Pull *3,4	Voltage (V)	Driving (mA)	Description
		State *2	Pull *3	State *2	Aux *5	Pull *3	Driving				
46	PAD_GPIO_2	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
47	PAD_GPIO_3	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
48	PAD_GPIO_4	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
49	PAD_GPIO_5	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
50	PAD_GPIO_6	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
51	PAD_GPIO_7	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
52	PAD_GPIO_8	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
53	PAD_GPIO_9	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
54	PAD_GPIO_10	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
55	PAD_GPIO_11	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
56	PAD_GPIO_12	I/O		I/O	1	-	8	PU/PD	3.3	4/8/12/16	General Purpose IO
MISC											
35, 36 38, 39	NC								3.3		No connection
POWER											
42, 59	DVDDIO_2	P		P					3.3		Digital IO power supply
37	AVDD10	P		P					1.15		SGMII analog power supply
41	AVDD33	P		P					3.3		SGMII analog power supply
58	DVDDL_FB	P		P					1.15		Digital core power supply BUCK FB analog power supply
GROUND											
34, 40	AVSS10	G		G							Ground for analog
43, 44	GND	G		G							Ground

2.3 Pin Sharing Schemes

Some pins are shared with GPIO to provide maximum flexibility for system designers. The MT7531 provides up to 15 GPIO pins. Users can configure registers specify the pin function. For more information, see the Programmer's Guide. The pin's default function mode is configured on Func.0.

2.3.1 Pin share scheme

Table 2-5 Pin Share

Pins			Func. 0	Func. 1	Func. 2
MT7531AE	MT7531BE	MT7531DE			
PAD_GPIO_0	PAD_GPIO_0	PAD_GPIO_0	GPIO (O)	INTERRUPT (O)	-
-	PAD_RG_TXD3	PAD_GPIO1	GPIO (IO)	PAD_RG_TXD3 (IO)	-
-	PAD_RG_TXD2	PAD_GPIO2	GPIO (IO)	PAD_RG_TXD2 (IO)	-
-	PAD_RG_TXD1	PAD_GPIO3	GPIO (IO)	PAD_RG_TXD1 (IO)	-
-	PAD_RG_TXD0	PAD_GPIO4	GPIO (IO)	PAD_RG_TXD0 (IO)	
-	PAD_RG_TXCTL	PAD_GPIO5	GPIO (IO)	PAD_RG_TXCTL (IO)	
PAD_GPIO6	PAD_RG_TXCLK	PAD_GPIO6	GPIO (IO)	PAD_RG_TXCLK (IO)	
PAD_GPIO7	PAD_RG_RXCLK	PAD_GPIO7	GPIO (IO)	PAD_RG_RXCLK (IO)	
PAD_GPIO8	PAD_RG_RXCTL	PAD_GPIO8	GPIO (IO)	PAD_RG_RXCTL (IO)	
PAD_GPIO9	PAD_RG_RXD0	PAD_GPIO9	GPIO (IO)	PAD_RG_RXD0 (IO)	
PAD_GPIO10	PAD_RG_RXD1	PAD_GPIO10	GPIO (IO)	PAD_RG_RXD1 (IO)	
PAD_GPIO11	PAD_RG_RXD2	PAD_GPIO11	GPIO (IO)	PAD_RG_RXD2 (IO)	EXT_P_MDC (O)
PAD_GPIO12	PAD_RG_RXD3	PAD_GPIO12	GPIO (IO)	PAD_RG_RXD3 (IO)	EXT_P_MDIO (IO)
PAD_LAN4_LED0	PAD_LAN4_LED0	PAD_LAN4_LED0	GPIO (O)	PAD_LAN4_LED0 (O)	
PAD_LAN4_LED1	PAD_LAN4_LED1	PAD_LAN4_LED1	GPIO (IO)	PAD_LAN4_LED1 (O)	
PAD_LAN3_LED1	PAD_LAN3_LED1	PAD_LAN3_LED1	GPIO (IO)	PAD_LAN3_LED1 (O)	
PAD_GPIO_16	PAD_GPIO_16	PAD_GPIO_16	GPIO (O)	-	
PAD_LAN3_LED0	PAD_LAN3_LED0	PAD_LAN3_LED0	GPIO (O)	PAD_LAN3_LED0 (O)	
PAD_LAN2_LED0	PAD_LAN2_LED0	PAD_LAN2_LED0	GPIO (O)	PAD_LAN2_LED0 (O)	
PAD_GPIO_19	PAD_GPIO_19	PAD_GPIO_19	GPIO (O)	-	
PAD_LAN2_LED1	PAD_LAN2_LED1	PAD_LAN2_LED1	GPIO (IO)	PAD_LAN2_LED1 (O)	EXT_P_MDC (O)
PAD_LAN1_LED1	PAD_LAN1_LED1	PAD_LAN1_LED1	GPIO (IO)	PAD_LAN1_LED1 (O)	EXT_P_MDIO (IO)
PAD_LAN1_LED0	PAD_LAN1_LED0	PAD_LAN1_LED0	GPIO (O)	PAD_LAN1_LED0 (O)	
PAD_LAN0_LED1	PAD_LAN0_LED1	PAD_LAN0_LED1	GPIO (IO)	PAD_LAN0_LED1 (O)	



PAD_LAN0_LED0	PAD_LAN0_LED0	PAD_LAN0_LED0	GPIO (O)	PAD_LAN0_LED0 (O)	
---------------	---------------	---------------	----------	-------------------	--

Note:

- “O” = output function
- “I” = input function
- “IO” = bi-direction function, high active

2.3.2 xMII PHY/MAC Pin Mapping




Figure 2-1 MII → MII PHY




Figure 2-2 revMII → MII MAC




Figure 2-3 RGMII → RGMII PHY




Figure 2-4 RGMII → RGMII MAC

2.4 Strapping Options

Table 2-6 Strapping

Pin Name	Strapping Name	Description
PAD_GPIO_0	TM_DIS	TM_DIS - Test Mode Strap Pull Up : Disable (default) Pull Down: Enable Test Mode
PAD_LAN4_LED0	EEP_MODE	EEP_MODE - EEPROM mode selection Pull up: EEPROM size greater than 16Kbits (24C32 ~ 24C256) (default) Pull down:EEPROM size less than or equal 16Kbits (24C02 ~ 24C16)
PAD_GPIO_16	PON_LT	PON_LT - Enable Power on Light Pull Up: Enable (default) Pull Down: Disable
PAD_LAN3LED0	PLL_SW	PLL_SW - Pull Up: Power-on switch to PLL clock (default) Pull Down: Power-on switch to XTAL clock
PAD_LAN2_ED0	EEE_DIS	EEE_DIS - EEE Disable Pull Up: Disable EEE (default) Pull Down: Enable EEE
PAD_GPIO_19	EEP_DIS	EEP_DIS - Disable EEPROM/Flash Autoload. Pull Up : Disable (default) Pull Down: Enable
PAD_LAN1LED0	PHY_EN	PHY_EN - Enable Embedded PHY Pull Up : Enable (default) Pull Down: Disable
PAD_LAN0LED0	XTAL_25	XTAL25 - XTAL Selection Pull Up: 25MHz (default) Pull Down: 40MHz

3 Electrical Characteristics

3.1 Absolute Maximum Ratings

Table 3-1 Absolute Maximum Ratings

Symbol or Pin name	Description	Min.	Max.	Unit
AVDDH	3.3V supply voltage	-0.3	3.63	V
AVDDD33_PLLGP	3.3V supply voltage	-0.3	3.63	V
AVDD33_XTAL	3.3V supply voltage	-0.3	3.63	V
AVDD33_SGMII	3.3V supply voltage	-0.3	3.63	V
AVDDL	1.15V supply voltage	-0.3	1.26	V
DVDDIO DVDDIO_2	3.3V supply voltage	-0.3	3.63	V
DVDDL	1.15V supply voltage	-0.3	1.26	V
AVDD33_MISC	3.3V supply voltage	-0.3	3.63	V
AVDD33_BUCK	1.15V supply voltage	-0.3	3.63	V
PAD_LX	1.15V supply voltage	-0.3	1.26	V
AVDD10_SGMII	1.15V supply voltage	-0.3	1.26	V

3.2 Recommended Operating Range

Table 3-2 Recommended Operating Range

Symbol or pin name	Description	Min.	Typ.	Max.	Unit
AVDDH	3.3V supply voltage	3.135	3.30	3.63	V
AVDDD33_PLLGP	3.3V supply voltage	3.135	3.30	3.63	V
AVDD33_XTAL	3.3V supply voltage	3.135	3.30	3.63	V
AVDD33_SGMII	3.3V supply voltage	3.135	3.30	3.63	V
AVDD33_MISC	3.3V supply voltage	3.135	3.30	3.63	V
AVDD33_BUCK	3.3V supply voltage	3.135	3.30	3.63	V
DVDDIO	3.3V supply voltage	2.97	3.30	3.63	V
DVDDIO_2	3.3V supply voltage	2.97	3.30	3.63	V
	2.5V supply voltage (*1)	2.25	2.50	2.75	V
DVDDL	1.15V supply voltage	1.093	1.15	1.26	V
AVDDL	1.15V supply voltage	1.093	1.15	1.26	V
AVDD10_SGMII	1.15V supply voltage	1.093	1.15	1.26	V

NOTE:

1. Supported on MT7531BE model

3.3 Thermal Characteristics

Thermal characteristics when stationary without an external heat sink in an air-conditioned environment.

Table 3-3 Thermal Characteristics

Symbol	Description	Performance	
		Typ	Unit
T_J	Maximum Junction Temperature (Plastic Package)	125	°C
θ_{JA}	Thermal resistance for JEDEC 2L system PCB	58.2	°C/W
θ_{JA}	Thermal resistance for JEDEC 4L system PCB	54.5	°C/W
θ_{JC}	Thermal resistance for JEDEC 4L system PCB	17.2	°C/W
θ_{JB}	Thermal resistance for JEDEC 4L system PCB	45.41	°C/W
ψ_{Jt}	Thermal characterization parameter for JEDEC 2L system PCB	0.9	°C/W
ψ_{Jt}	Thermal characterization parameter for JEDEC 4L system PCB	0.84	°C/W

Note: JEDEC 51-7 system FR4 PCB size: 76.2x114.3mm (3"x4.5")

3.4 Operating Conditions

Table 3-4 Operating Conditions

I/O supply voltage	3.3 V +/- 10%
Core supply voltage	1.15 V -5% to +10%
Ambient Temperature Range	-20 to 55 °C

3.5 Storage Conditions

The calculated shelf life in a sealed bag is 12 months if stored between 5 °C and 40 °C at less than 90% relative humidity (RH). After the bag is opened, devices that are subjected to solder reflow or other high temperature processes must be handled in the following manner:

- Mounted within 168 hours of factory conditions, i.e. < 30 °C at 60% RH.
- Storage humidity needs to maintained at < 10% RH.
- Baking is necessary if the customer exposes the component to air for over 168 hrs, baking conditions: 125 °C for 8 hrs.

3.6 External XTAL Specifiction

Table 3-5 External XTAL Specifications

Parameter	Min	Typ	Max	Unit
Frequency		25		MHz
Drive Level		210		uW
Frequency Tolerance	-50		+50	ppm
Equivalent Series Resistance			100	Ω
Load Capacitance		16		pF
Series resistor connected between XTALO and crystal		150		Ω

3.7 AC Electrical Characteristics

3.7.1 RGMII Interface




Figure 3-1 RGMII Timing

Table 3-6 RGMII Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
t_{TX_SU}	Setup time for output signals (e.g. RG_TXD*, RG_TXCTL)	1.2	-	ns	output load: 5 pF
t_{TX_HD}	Hold time for output signals	1.2	-	ns	output load: 5 pF
t_{RX_SU}	Setup time for input signals (e.g. RG_RXD*, RG_RXCTL)	1.0	-	ns	
t_{RX_HD}	Hold time for input signals	1.0	-	ns	

3.7.2 MII Interface




Figure 3-2 MII Timing

Table 3-7 MII Interface Diagram Key

Symbol	Description	Min	Max	Unit	Remark
t_{TX_delay}	Delay to output signals (e.g. RG_TXD*, RG_TXCTL)	-	25	ns	output load: 10 pF
t_{RX_SU}	Setup time for input signals (e.g. RG_RXD*, RG_RXCTL)	10	-	ns	
t_{RX_HD}	Hold time for input signals	10	-	ns	

Note: For 25 MHz TXCLK & RXCLK

3.8 Power-on Sequence




Figure 3-3 Power ON Sequence


Table 3-8 Power ON Sequence Diagram Key

Symbol	Description	Min	Max	Unit
t1	POR to BUCK power ready (1.15V)	1	-	ms
t2	PAD_SYS_RSTB to XTAL stable	10	25	ms
t_sys_rstb	system reset time	25	-	ms
t_sys_fall	system 3.3V fall from 3.3V to 2.6V	150	-	us
t_sys_rise	system 3.3V rise from 2.8V to 3.3V	-	10	ms

4 Package Information

4.1 Dimensions - LQFP (14 x 14mm)

Figure 4-1 Package Dimension




NOTE:

- Controlling dimensions are in millimeters.
- Primary datum C and seating plane are defined by the spherical crowns of the solder balls.
- The pattern of pin 1 fiducial is for reference only.

4.1.1 Diagram Key

Table 4-1 Package Diagram Key



	Description	Symbol	Nominal (um)
Package Stack Up	Die Bond Line Thickness	a	25
	Die Thickness	b	304.8
	Mold Cap Thickness	c	1400
	Max Loop Height	d	355.6
	Max Loop Height to Package Clearance	e	120.7
Package Outline	Overall Package Height	A	1600 max.
	Stand Off	A1	150 max.
	Substrate & Mold Cap Thickness	A2	--
	Solder Ball Size	G	--

4.2 Reflow Profile Guideline





Figure 4-2 Reflow profile

Notes:

1. Reflow profile guideline is designed for SnAgCu lead-free solder paste.
2. Reflow temperature is defined at the solder ball of package/or the lead of package.
3. MTK would recommend customer following the solder paste vendor's guideline to design a profile appropriate your line and products.
4. Appropriate N2 atmosphere is recommended since it would widen the process window and mitigate the risk for having solder open issues.

4.3 Top Marking



Description:

YYWW: Date code

#: LOT NO.

@: Internal control code

Figure 4-3 MT7531BE Top marking

4.4 Ordering Information

Part Number	Package (Green/RoHS Compliant)
MT7531AE	14 x 14 mm, 128P-LQFP
MT7531BE	14 x 14 mm, 128P-LQFP
MT7531DE	14 x 14 mm, 128P-LQFP

MediaTek Inc. No. 1, Dusing 1st Rd., Hsinchu Science Park, Hsinchu City, Taiwan, R.O.C

Tel: +886-3-567-0766

Fax: +886-3-568-7610

www.mediatek.com



