Introduction:

This project is a simulation of caches, which store data temporarily for quick access. This simulation more specifically handels how the different types of sets, block sizes, cache sizes, and replacement strategies all contribute to the hit rate of the cache. For this simulation, I ran 168 different simulated caches in order to best gauge the data and draw the correct conclusions. These caches were simulated in python, as that is the language I am most familiar with.

Description of Tests:

For this project, I tested how hit rates were affected by four different factors. The first being different levels of associativity. I used a direct map cache, a fully associative cache, a 2-way set cache, and a 4-way set cache. This helped me gauge how associativity contributes to hit rate. The next factor I tested was the replacement strategies, which I only changed for the three associative caches, as direct mapped has no different replacement strategies available. I used LRU, or last recently used, where the last recently used item in the cache is ejected, and FIFO, or first in first out, which works like a queue, where the item that has been in the longest is ejected. I also tested how cache size affects the hit rate, where I used the sizes of 128, 256, 512, 1024, 2048, 4096, 8192, and 16384 bytes. The final test I performed was how differing block sizes affect the hit rate, where I used the block sizes of 4, 8, and 16. All of these parameters made logical sense to me as the scope of this project, and I wanted to be thorough in my investigation and use as many test statistics as possible, while not creating a program that takes hours to run. These test statistics are where I found the middle ground.

Analysis Results:


Here I have tables followed by the graphs of the data. I have created 3 graphs, each with varying block sizes, and a corresponding table, with everything not in bold being the hit rate, and each graph includes each type of cache I simulated, with their hit rates compared to their cache size.

4 Byte Block Size Comparison:

Cache Size	128 Bytes	256 Bytes	512 Bytes	1024 Bytes	2048 Bytes	4096 Bytes	8192 Bytes	16384 Bytes
Direct Mapped	0.33021	0.532733	0.717843	0.781014 07	0.82023	0.889288 3	0.908728	0.916723
Fully Associati ve(FIFO)	0.657673 4	0.785915	0.833132 6	0.868942	0.891452	0.907201	0.918840 5	0.923049 01
Fully Associati ve(LRU)	0.747358 943	0.829784 9884	0.863139 9801	0.884040 8585	0.907860 6696	0.923273 2946	0.925008 1631	0.925436 9329

2-way set associati ve(FIFO)	0.353035 855	0.530183 7443	0.746033 0549	0.835642 6435	0.869010 8281	0.892213 8704	0.9116140 544	0.918893 2462
2-way set associati ve(LRU)	0.353563 5717	0.541259 1979	0.762375 7804	0.849241 2424	0.878717 5166	0.905878 4339	0.922257 44	0.924562 9022
4-way set associati ve(FIFO)	0.333823 6701	0.629008 5853	0.779988 3243	0.840712 0217	0.871771 4459	0.894403 8945	0.9110599 519	0.919368 1912
4-way set associati ve(LRU)	0.346548 2383	0.674263 5879	0.816783 369	0.865277 2327	0.884885 2051	0.907230 7078	0.923055 6114	0.925074 1277


4 Byte Block Size Cache Comparison



8 Byte Block Size Comparison:

Cache Size	128 Bytes	256 Bytes	512 Bytes	1024 Bytes	2048 Bytes	4096 Bytes	8192 Bytes	16384 Bytes
Direct Mapped	0.321930 2556	0.523966 5823	0.710563 8982	0.784830 1247	0.826008 516	0.896194 833	0.916142 5231	0.924569 4986
Fully Associati ve(FIFO)	0.262677 5684	0.667406 5694	0.796683 9604	0.847410 7252	0.879947 756	0.901462 105	0.916482 2407	0.927805 0615
Fully Associati ve(LRU)	0.2955411 24	0.758939 0256	0.840075 4635	0.874581 5372	0.894107 0539	0.917188 0617	0.932063 0753	0.933689 1023
2-way set associati ve(FIFO)	0.346838 4824	0.525952 1163	0.7443311 686	0.837212 6006	0.875399 498	0.899496 3604	0.919546 2956	0.927082 7493
2-way set associati ve(LRU)	0.343527 0603	0.531509 6325	0.762355 9911	0.851470 8453	0.885294 1856	0.913332 4318	0.930410 6625	0.932861 2468
4-way set associati ve(FIFO)	0.325898 0254	0.616214 7543	0.775347 7158	0.845755 0141	0.877662 0832	0.901719 3669	0.919028 4736	0.927633 5535
4-way set associati ve(LRU)	0.335594 8191	0.663910 4465	0.814022 7512	0.871461 4124	0.891254 0857	0.914912 2836	0.931291 2897	0.933425 244


8 Byte Block Size Cache Comparison



16 Byte Block Size Comparison:

Cache Size	128 Bytes	256 Bytes	512 Bytes	1024 Bytes	2048 Bytes	4096 Bytes	8192 Bytes	16384 Bytes
Direct Mapped	0.449205 6215	0.601686 0548	0.748526 5161	0.828577 8366	0.866517 3668	0.929259 5805	0.947178 8597	0.954088 6498
Fully Associati ve(FIFO)	0.441603 2032	0.684415 5373	0.827308 0183	0.8896511 463	0.916854 9406	0.936730 0696	0.948824 676	0.957060 3543
Fully Associati ve(LRU)	0.4320911 103	0.714023 7407	0.876306 511	0.913949 2007	0.931637 6038	0.946456 5475	0.958956 8361	0.961562 4371
2-way set associati ve(FIFO)	0.444805 7838	0.570827 8225	0.764067 772	0.877688 4691	0.913355 5194	0.9331152 104	0.950200 0376	0.956598 6022
2-way set associati ve(LRU)	0.440016 755	0.587777 4223	0.780456 6728	0.889426 8667	0.922145 3002	0.942046 8151	0.958030 0337	0.960836 8267
4-way set associati ve(FIFO)	0.434376 7831	0.625255 2005	0.789629 0482	0.886032 9889	0.915730 2444	0.936189 16	0.949794 3554	0.956961 4074
4-way set associati ve(LRU)	0.430293 5754	0.641386 8394	0.817136 2795	0.906943 7619	0.927930 3942	0.944203 8569	0.959039 2918	0.9613117 717

16 Byte Block Size Cache Comparison



Analysis Conclusions:

Overall, the different parameters affect the cache's hit rate in interesting ways. Firstly, the Cache size overwhelmingly affects the hit rate, as it directly increases in a logarithmic manner approaching 1 as the size increases. The differing levels of associativity also correlate with the hit rate. In general, the fully associative caches have the highest hit rate, with 4-way set associative following, then 2-way set associative, and Direct Mapped is usually ranked last. This makes theoretical sense, as the higher set associative a cache is, the less conflict misses it has. The next parameter tested is the replacement methods, and LRU ranks better than FIFO generally as well. This is due to LRU being a smarter algorithm, because it takes into account what has come before, to try and predict what will come later. The last test I performed was on block size. Block size was the least inconclusive of the 4 tests, as it decreases the amount of lines in the cache, which decreases hit rate, while simultaneously increasing the offset width, which increases hit rate. In general, the conclusion that I came to in my simulation is that it can either decrease or increase the hit rate of a fully associative cache, depending on the size of the cache, while generally increasing every other cache's hit rate, which makes some theoretical sens; however, this is not a certain fact, as I only tested 3 different sizes due to the scope of the project, and different trace files can cause different results, especially in this area.

Generally, the results I gained from this project make theoretical sense, with some outliers, but overall, I feel that this project helped me better understand how the cache system works, and gave me some experience in gaining knowledge, and drawing conclusions from simulations in the computer science industry.