Drivers and Hardware

COSC-361 Stephen Marz



1

OS and Hardware

- The OS is the marshaller between the hardware and the software.
- The software that controls hardware is called a *driver*.
 - Drivers can be used to "translate" hardware speak into OS speak.

2

Input and Output Types

- Programmed IO (PIO)
 - · Uses dedicated data busses to communicate with hardware.
 - · Requires special CPU instructions (such as inb, outb, inw,
- Memory-mapped IO (MMIO)
 - · The hardware registers are directly connected to the memory controller of the CPU.
 - Read/write to hardware just like you would to RAM.

3

COSC 361 1

Hardware Status and Control

- Hardware are simply registers (small memory) that you can control.
 - Usually setting bits to 1 or 0 (or groups of bits).
- Hence the need for test, set, clear, and mask.

	SSEE	7	C
--	------	---	---

4

5

	MMIO Scenario						
Offset	Size (bytes)	Access	Description				
0	4	W/O	Timer comparison value (least significant 4 bytes)				
4	4	W/O	Timer comparison value (most significant 4 bytes)				
32760	4	R/O	Timer value (least significant 4 bytes)				
32764	4	R/O	Timer value (most significant 4 bytes)				
			COSC 361 TENESSEE KNOWN III.				

6

Sample Code int *const BASE = (int *)0x02004000; int *const MTIMECMPLO = BASE + 0; int *const MTIMECMPHI = BASE + (4 / 4); const int *const MTIMELO = BASE + (32760 / 4); const int *const MTIMELI = BASE + (32764 / 4); int main() { *MTIMECMPLO = *MTIMELO + 10000; *MTIMECMPHI = *MTIMEHI; }

7

Input from Hardware

- Hardware can be *polled*.
 - Polling is very easy
 - · All hardware can be polled
 - Polling requires the CPU to make periodic iterations.
- · Hardware may trigger an interrupt.
 - · Hardware must support interrupts
 - · Interrupts will interrupt the CPU.
 - CPU goes into a trap vector
 - · OS handles the interrupt as it sees fit.

8 1/19/2019

ENNESSEE 1

8

Buffers

- · Some registers may hold multiple bits of data.
- · UART example
 - Transmit data buffer is 8 bits

	Transmit Data Register (txdata)									
Register Offset		0x000)							
Bits	Field Name	Attr.	Rst.	Description						
[7:0]	data	RW	X	Transmit data						
[30:8]	Reserved	RW	X							
31	full	RW	Χ	Transmit FIFO full						
	Table 19.2: Transmit Data Register									

9

Reading/Writing Data Notice this register's bits [7:0] are data that you want to transmit. Notice this register's bit 31 is a status bit that tells you whether the transmitter is full. Transmit Data Register (txdata) Register Offset 0x000 Bits Field Name Attr. Rst. Description [7:0] data Ry X Transmit Data Register (txdata) Register Offset 0x000 Bits Field Name Attr. Transmit Data Register (txdata) Register Offset 0x000 Bits Field Name Attr. Transmit Data Register (txdata)

10

Stateful Hardware

- In many cases, UART is no exception
 - When I write to TX data, it pushes what I want to transmit to a FIFO
- In other words, the act of reading or writing triggers the hardware to do something.
- Moral of the story: Don't always think there is a "go" button.

11

Direct Memory Access

- DMA allows the CPU to delegate a command.
- DMA performs the task without bothering the CPU.
- When done, DMA interrupts the CPU.

12



13