



Module mux4x1
- Define
sel input
mux4x1_in input
mux4x1_out output




4 Mux
n-1 mux

Module mux2x1
- Define
sel input
mux2x1_in input
mux2x1_out output




Wire [2:0] TMP;

not (TMP[2], sel);
and (TMP[0], IN[0], TMP[2]);
and (TMP[1], IN[1], TMP[2]);
or (TMP[0], TMP[1]);




sel	sel0	out
00	0	In0
01	1	In1
10	0	In2
11	1	In3



S	S0	A	B	C	D	Out
0	0	X	X	X	X	0
0	1	X	X	X	X	1
1	0	X	X	X	X	0
1	1	X	X	X	X	1

Ex: RED



S: 00 01
R: SW2 SW3
G: SW6 SW7
B: SW10 SW11

10 11
R: SW4 SW5
G: SW8 SW9
B: SW12 SW13