2.1 For C statement, what is the corresponding MIP assembly code. Ver f, g, h, and i 32 bit int (assembly code) f = 9 + (h-5)

Sub \$t0, \$52, 5

add \$50, \$51,\$t0

2.2 For following MIPS assembly instruct what is corresponding C statement

2.2 For following MIPS assembly instruct what is corresponding C statement

= 9+h
= 1+5

2.3 Following C statement find corresponding assembly code, var f, g, h, i, jAssume base address Array A and B so 51 51 52 53 54 B[8] = A[i-i];

540, \$53, \$54

562 \$\frac{5}{40}, \$\

LW \$t1,0(\$t0) load value from A offset is 0 first element SW \$t1,32(\$57) Starc curd Brar assuming 8.4=31 4 byte=card

2.4 For mips assembly instruct what is corresponding C statement

SLL \$t0, \$50, 2 # t0=5.4

add \$t0, \$56,\$t0 #t0 = 84[5]

SLL \$t1, \$s1, 2 #t1=9, 4

add \$t1, \$s7, \$t1 #t1=0 B/9]

LW \$50, p(\$t0) # \$=2 #\$

add \$t2, \$t0, 4 # add longulate, all 4 bytes increment for any element

LW \$t0, 0(\$t2) # \$=A[\$+1) +\$

SW \$t0, 0(\$t1) # B[9] ZA[\$+1) +\$

2.5 MPS recorte instruction in exercise 2.4, minimize SLL \$t0, \$50, 2
and \$t0, \$s6, \$t0

\$LL \$t4, \$s1, 2
and \$t1, \$s7, \$t1

LW \$s0, 0(\$t0) # A[\$]

LW \$s0, 4(\$t0) # A[\$+1] + A[\$-] 2\$t0

\$W \$t0, \$s0, \$t0 # B[9] = A[\$+1] + A[\$-]

```
2,6 table
             32-bits
                 Data
     AJJ
     24
     38
     32
     36
     40
2.6,1 curite C code sort data from low to high, lowest val in smallest mem loc
      Bubble sort
     int array [5] = {2, 4, 3, 6, 1};
     int temps
     for (inti=0; 144; (H)
        Sor (int j = 0; i < 4 - i; j+)
           if (array [] > array [j+1])
             temp = arroy [j] // save large value un temp
            array [j] = array [j+1] // Shift small num back one element
            array [j+1] = temp
                                1) set next element as temp which is lorger val
2.6.2 Make MIPs code Assume base addiess array stored 109 $56
      Array: . Word 2,4,3,6,1
      · text
     main:
          La $56, Array
                           # load address of array into $16
                            # land immediate for first loop 1:0
          li Sto, O
     OuterLoop:
         bye $to, 4, endouteday # branch greator of equal if true jump to endouteday 124
                          # load immediate second loop i=0
             $t1, 0
    Innerloop.
                        # St2 =4
        41 $t2,4
      Sub $t2, $t2,$t0
                              # $4:4-1
      bge $11, $2, onlinearlup. # $11= j $12=4-> j=4-i
      SLL $t3, $t1,2 # byte offset 4 bytes > 22
     add $43, $43, $66 # $43 - 1.4
         $ £4, 0 [$t3) # load $ £4 = array []
          $ £5,$t3, 4 # $t5 = array (1+1) - -
     LW $t6, 0($5) # load array[14]
    BLE $14, $6, noswap # 15 array[3] & array [112] go to itambe 1 laps sw $18.0 (913) # array[1] - - + - 9ets array[3] val
     54 $64,0 ($65) # array [1] -
                                      - - I takes the greater val from array (1)+43
   Noscrop sta, 8t1, 1 # incoment #14
                   # Jump invi
    Jinnerkop
  endinubot to the it
                 # jump to out
     outterloop
    ii tro, 10 # cost pryrom
```

SISCOLL

```
2.7 Show how 0xabcde $12 would be arranged in memory of little andian, and big endian machine
    assume additions stored stores at a
    little ending: Ox 12 1 0xef Ox and lox and
   big endin: Oxab | axed | Oxef | 0x12
                                                              $36
                                          $50 $11 $12 $17
2.9 Translate C code to mips assume 5,9, h, i , array A and B in legi
     AB one 4-byte word.
           B[8] = A[i] + A[i]
      54 $t0,$3, 2 # load offset 22 + bytes for i
     add $to, $60,$56 # add $to = A[i]
     La Sto, O($to) # land cal from sto to $t0
     544 St1, $14, 2
    od $11, $11 $56
w, $11,0($11)
     add $12, $to, $t1 # AEUTACIJ store in $t2
     JEW $12, 32($57) # store B(8) = ALIZ+A(6) into $22
                                                         8.4 = 316ytcs
2.10 Translate following MIPS cale to C, F, g, h, i, i, Base addies along A,
                        # 511 = A[0] adding zero to bax 183;
    able $t0, $56, 4
    add $£1;$56.$0.
                         # $11 = 1(1) style -> A(1) = N(0)
    Sw $11,0(1to)
                        # 400d $ to A(2)
   Ond $10, $41, $40 #/ = 1/6] TA[1]
2.12 assume regi $50 and $51 holds 0x 8000 0000 and 0x 0000 0060 respectedly 2.12.1 what is value of $100 for solveing assembly code
       all $t0,$50,$51
oversive
       1000
              0000
                       000 000 0000 0000
                                               0000 0000
       1101
               0000
                      0000
                            افدون
                                              0000 000C
                                   (M)9
                                        0000
      0101
                            0000
                                   ०५० ०५०
                                              was some
                      0019
               000)
                             O
             $ = 0 = 0x 5000000
   2,12.2 Has $to Nesired or overFloor
        Overstocied in maps instructions are 32-bit regi, but here is 33 bit.
  2.12.3 how thy to sub
       sub $to, $50, $1
          ones comp
      0010 tin in tin in tin in 1110 73
 11 00 1 1 $000 and and and and and and
 $10 1000 cm - . -
     حراف حدال ولاف ورد عدد حدال مادور الماحا
   17td = 0x B000 0000
   2.12.4 Is $t0 desired of over flow
         (no overstow desired.)
```

2,12.5 Person MIA operation add \$to, \$50, \$51 - 0x5000000 add \$to, \$to, \$50 \$50 \$ 1000 0000 0000 0000  $\omega$ a $\omega$ SWO 0000 116101010000 000 000 ()**3**() 00)2 aw N. 1 T 1101 Ó ن 0 ( Sto = 0x 0000 000 2.12.6 Daired or overslowed overslow acquied

2.18 expant MIPs regi Sile to 128 legi and expand instruction set to autoin Sour times as many instruction

32 bit → 1286it xy
2.18.1 How obes this affect size of each bit fields in R-type
2°= 128 for RS, RT, RD

opeode increases to 8-bit and registers increased to 7 bits

2.18.2. I type instruction

Operate increase by 2 bits and register rs, rt increase by two as well.

2.18.3 How would the two proposed changes decrease the size of MIPs assembly page more register mean more bits per instruction and increase code size, less registallis

2,21 praide minimal set of MIPs that may be used to implement the sollucing not \$11.\$12 platerise invert (nor \$51, \$52, \$52)

2.22 Following C statement, write minimal sequence of MIDs assembly instruction that obes identical operation. \$t1 = A, \$t2=B, and \$s1

A = C[0] < 4;

Lev \$t3,0(\$s1)

SCL \$t1,\$t3, +

```
t1210
2.26 Solvering Mass loop
                                    04t3 + $4=1
       LOW: SLE $12, $0, $11
                $12, $0, DONE
$11, $11, 1
           adl $52, $12, 2
                LOOP
       DOWE:
           Assume regi It1 initialized to hal 10, what hal in regi $52 moscoming initially it
   2.26.4
      chas zers ships second line -
                  2 x 10 2(20)
  2.26.2 Write excubilit Crock routine regi
                                               t.1, $1, $11, $12
          t = 10;
          do €
                B+=2;
             3 Milelizo
   2.26.3
         for (i=0; i < 100; i+)
            result += MemArroy [5.);
            5. = 5. +4;
  2.38 (0 × 0000 0015
  2.47
  2.47,1
             2.6
```

2.47.2 0,88

2.47,3 0.533