

2.1 For C statement, what is the corresponding MIPS assembly code. Var f, g, h, and i
 32 bit int (use min assembly code) $f = g + (h - 5)$
 s0 s1 s2

Sub \$t0, \$s2, 5
 add \$s0, \$s1, \$t0

2.2 For following MIPS assembly instruct what is corresponding C statement

$f = g + h$
 $f = f + 5$

2.3 Following C statement find corresponding assembly code, Var f, g, h, i, j
 Assume base address Array A and B
 s6 s7 s0 s1 s2 s3 s4

$B[8] = A[i - j];$

Sub \$t0, \$s3, \$s4

SLL \$t0, \$t0, 2 shift logical left by two bits $2 = 4$ byte offset word = 4 byte
 add \$t0, \$s6, \$t0 add result of offset to base address A

LCW \$t1, 0(\$t0) load value from A offset is 0 first element

SW \$t1, 32(\$s7) store word B var assuming $8 \times 4 = 32$ 4 byte = word

2.4 For mips assembly instruct what is corresponding C statement

SLL \$t0, \$s0, 2 # $t0 = f \cdot 4$
 add \$t0, \$s6, \$t0 # $t0 = 8A[5]$
 SLL \$t1, \$s1, 2 # $t1 = g \cdot 4$
 add \$t1, \$s7, \$t1 # $t1 = 8B[9]$
 LW \$s0, 0(\$t0) # $f = A[f]$
 addi \$t2, \$t0, 4 # add immediate, add 4 bytes increment for array element
 LW \$t0, 0(\$t2) # $A[f+1]$
 add \$t0, \$t0, \$s0 # $f = A[f+1] + f$
 SW \$t0, 0(\$t2) # $B[9] = A[f+1] + f$

2.5 MIPS rewrite instruction in exercise 2.4, minimize

SLL \$t0, \$s0, 2
 add \$t0, \$s6, \$t0
 SLL \$t1, \$s1, 2
 add \$t1, \$s7, \$t1
 LW \$s0, 0(\$t0) # $A[f]$
 LW \$s0, 4(\$t0) # $A[f+1]$
 add \$t0, \$s0, \$t0 # $A[f+1] + A[f] = $t0$
 SW \$t0, 0(\$t1) # $B[9] = A[f+1] + A[f]$

2.6 table	32-bits
Add	Data
24	2
38	4
32	3
36	6
40	1

2.6.1 write C code sort data from low to high, lowest val in smallest mem loc

Bubble sort

```
int array[5] = {2, 4, 3, 6, 1};
int temp;
for(int i = 0; i < 4; i++)
{
    for(int j = 0; j < 4 - i; j++)
    {
        if(array[j] > array[j+1])
        {
            temp = array[j] // save large value on temp
            array[j] = array[j+1] // shift small num back one element
            array[j+1] = temp // set next element as temp which is larger val
        }
    }
}
```

2.6.2 make MIPS code Assume base address array stored reg \$s6

.data

Array: .word 2, 4, 3, 6, 1

.text

main:

la \$s6, Array # load address of array into \$s6

li \$t0, 0 # load immediate for first loop i=0

OuterLoop:

bge \$t0, 4, endouterloop # branch greater or equal if true jump to endouterloop i ≥ 4

li \$t1, 0 # load immediate second loop j=0

InnerLoop:

li \$t2, 4 # \$t2 = 4

sub \$t2, \$t2, \$t0 # \$t2 = 4 - i

bge \$t1, \$t2, endinnerloop # \$t1 = j \$t2 = 4 - i → j ≥ 4 - i

slt \$t3, \$t1, 2 # byte offset 4 bytes → 2²

add \$t3, \$t3, \$s6 # \$t3 → j · 4

lw \$t4, 0(\$t3) # load \$t4 = array[j]

addi \$t5, \$t3, 4 # \$t5 = array[j+1]

lw \$t6, 0(\$t5) # load array[j+1]

ble \$t4, \$t6, noswap # if array[j] < array[j+1] go to inside 1 loop

sw \$t6, 0(\$t3) # array[j+1] - - - - - gets array[j] val

sw \$t4, 0(\$t5) # array[j] - - - - - takes the greater val from array[j+1]

Noswap:

addi \$t1, \$t1, 1 # increment # j++

j innerloop # jump inner

endinnerloop

addi \$t0, \$t0, 1 # i++

j outerloop # jump to out

Endouterloop

li \$v0, 10 # exit program

syscall

2.7 Show how 0xabcd5f12 would be arranged in memory of little endian, and big endian machine
assume address stored starting at 0

little endian: 0x12 | 0xef | 0xcd | 0xab
big endian: 0xab | 0xcd | 0xef | 0x12

2.9 Translate C code to mips assume \$s0, \$s1, \$s2, \$s3, \$s4, \$s6, \$s7
AB are 4-byte word.

$B[8] = A[i] + A[i]$
SLL \$t0, \$s3, 2 # load offset 2×4 bytes for i
add \$t0, \$t0, \$s6 # add \$t0 = A[i]
LW \$t0, 0(\$t0) # load val from \$t0 to \$t0
SLL \$t1, \$s4, 2
add \$t1, \$t1, \$s6
SW \$t1, 0(\$t1)
add \$t2, \$t0, \$t1 # $A[i] + A[i]$ store in \$t2
SW \$t2, 32(\$s7) # store $B[8] = A[i] + A[i]$ into \$t2 8.4 = 32 bytes

2.10 Translate following MIPS code to C, \$s0, \$s1, \$s2, \$s3, \$s4, \$s6, \$s7

add \$t0, \$s6, 4 # add immediate 4 bytes $A[1] = \$t0$
add \$t1, \$s6, \$0 # $\$t1 = A[0]$ adding zero to base reg
SW \$t1, 0(\$t0) # $\$t1 = A[1]$ store $\rightarrow A[1] = A[0]$
LW \$t0, 0(\$t0) # Load $\$t0 = A[1]$
add \$s0, \$t1, \$t0 # $S = A[0] + A[1]$

2.12 assume reg. \$s0 and \$s1 holds 0x80000000 and 0xD0000060 respectively

2.12.1 what is value of \$t0 for following assembly code

add \$t0, \$s0, \$s1

overflow

1000	0000	0000	0000	0000	0000	0000	0000
1101	0000	0000	0000	0000	0000	0000	0006
10101	0000	0000	0000	0000	0000	0000	0000
5	0	0	0	0	0	0	0

$\$t0 = 0x50000000$

2.12.2 Has \$t0 overflowed or overflowed

overflowed in MIPS instructions are 32-bit reg, but here is 33 bit.

2.12.3 how fix to sub

sub \$t0, \$s0, \$s1

ones comp

\$s1 0010 111 111 111 111 111 111 111 2's
1's

\$s1 0011 0000 000 000 000 000 000 0000

\$s0 1000 0000 000 000 000 000 000 0000

1's 1's 0000 000 000 000 000 000 000 000

$\$t0 = 0xB0000000$

2.12.4 Is \$t0 desired or overflow

No overflow desired.

2.12.5 Perform MIPS operation

add \$t0, \$s0, \$s1 ← 0x5000000

add \$t0, \$t0, \$s0

copy
 \$s0 1 000 0000 0000 0000 0000 0000 0000
 \$t0 1 0101 0000 0000 0000 0000 0000 0000
 1101 ↓ ↓ ↓ ↓ ↓ ↓ ↓ ↓
 0 0 0 0 0 0 0 0

\$t0 = 0x0000000

2.12.6 Denied or overflowed overflow occurred

2.18 expand MIPS reg file to 128 reg and expand instruction set to contain four times as many instructions

32 bit → 68 bit x4

2.18.1 How does this affect size of each bit fields in R-type

2⁷ = 128 for Rs, Rt, Rd

opcode increases to 8-bit and registers increased to 7 bits

2.18.2 I type instruction

opcode increase by 2 bits and registers rs, rt increase by two as well.

2.18.3 How would the two proposed changes decrease the size of MIPS assembly prog more register means more bits per instruction and increase code size, less reg spills

2.21 provide minimal set of MIPS that may be used to implement the following

not \$t1, \$t2 // bitwise invert

nor \$s1, \$s2, \$s2

2.22 Following C statement, write minimal sequence of MIPS assembly instruction that does identical operation. \$t1 = A, \$t2 = B, and \$s1

A = C[0] << 4;

LW \$t3, 0(\$s1)

SLL \$t1, \$t3, 4

2.26 Following MIPS loop
 LOOP: slt \$t2, \$0, \$t1
 beq \$t2, \$0, DONE
 subi \$t1, \$t1, 1
 addi \$s2, \$s2, 2
 j LOOP

$t1 = 10$

$0 < t1 \rightarrow \$t2 = 1$

DONE:

2.26.1 Assume reg \$t1 initialized to val 10, what val in reg \$s2 assuming initially it was zero
 skips second line

$2 \times 10 = 20$

2.26.2 Write equivalent C code routine. reg A B I temp
 $i = 10;$
 do E

$B += 2;$

$i = i - 1;$

3. while(i > 0)

2.26.3

5. N

2.29 for($i = 0; i < 100; i++$)
 {
 result += MemArray[S₀];
 S₀ = S₀ + 4;
 }

2.38

0x00000011

2.47

2.47.1 2.6

2.47.2 0.88

2.47.3 0.533