Maintenance only

32768-word \times 8-bit High Speed CMOS Static RAM

Features


- High speed: Fast access time 85/100/120/150 ns (max)
- Low power standby and low power operation
- Standby: 200 μW (typ)/ 10 μW (typ)
 (L-/L-SL-version)
- Operation: 40 mW (typ) (f = 1 MHz)
- Single 5 V supply
- Completely static RAM: No clock or timing strobe required
- · Equal access and cycle time
- Common data input and output, three-state output
- · Directly TTL compatible—all inputs and outputs
- Battery back up operation capability (L-/L-SL-version)

Ordering Information

Туре No.	Access time	Package
HM62256P-8	85 ns	600-mil 28-pin
HM62256P-10	100 ns	—plastic DIP
HM62256P-12	120 ns	
HM62256P-15	. 150 ns	
HM62256LP-8	85 ns	
HM62256LP-10	100 ns	
HM62256LP-12	120 ns	
HM62256LP-15	150 ns	
HM62256LP-10SL	100 ns	
HM62256LP-12SL	120 ns	- · ·
HM62256LP-15SL	150 ns	-


Type No.	Access time	Package
HM62256FP-8T	85 ns	28-pin plastic
HM62256FP-10T	100 ns	SOP
HM62256FP-12T	120 ns	_
HM62256FP-15T	150 ns	
HM62256LFP-8T	85 ns	_
HM62256LFP-10T	100 ns	- -
HM62256LFP-12T	120 ns	
HM62256LFP-15T	150 ns	_
HM62256LFP-10SLT	100 ns	
HM62256LFP-12SLT	120 ns	_
HM62256LFP-15SLT	150 ns	-

Pin Arrangement



Note: This device is not available for new application.

Block Diagram



Truth Table

CS	ŌE	WE	Mode	V _{CC} current	I/O pin	Reference cycle
Н	x	x ,	Not selected	I _{SB} , I _{SB1}	High Z	
L	L	Н	Read	Icc	Dout	Read cycle No. 1-3
L	Н	L	Write	Icc	Din	Write cycle No. 1
L	L	L	Write	Icc	Din	Write cycle No. 2

Note: x means H or L

270

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit	
Voltage on any pin relative to V _{SS}	V _T	-0.5 to +7.0	V	
Power dissipation	P _T	1.0	w	
Operating temperature	T _{opr}	0 to +70	°C	
Storage temperature	T _{stg}	-55 to +125	°C	
Temperature under bias	T _{bias}	-10 to +85	.c	

Note: -3.0 V min for pulse width ≤ 50 ns

Recommended DC Operating Conditions (Ta = 0 to $+70^{\circ}$ C)

Parameter	Symbol	Min	Тур	Max	Unit	
Supply voltage	V _{CC}	4.5	5.0	5.5	٧	
	V _{SS}	0	0	0	٧	
Input voltage	· V _{IH}	2.2		6.0	V	
	V _{IL}	0.5		0.8	V	.,

Note: -3.0 V min for pulse width $\leq 50 \text{ ns}$

DC Characteristics (V_{CC} = 5 V \pm 10%, V_{SS} = 0 V, Ta = 0 to +70°C)

Paramete	r	Symbol	Min	Typ *1	Max	Unit	Test condition
input leaka	age current	[lu]	_		2	μΑ	V _{IN} = V _{SS to} V _{CC}
supply ———————————————————————————————————		[_{LO}			2	дА	$\overline{CS} = V_{IH} \text{ or } \overline{OE} = V_{IH} \text{ or } \overline{WE} = V_{IL}$ $V_{I/O} = V_{SS} \text{ to } V_{CC}$
		I _{CC}	_	8	15	mA	CS = V _{IL} , I _{I/O} = 0 mA
_	HM62256-8	I _{CC1}		50	70	mA	Min. cycle, duty = 100%,
power	HM62256-10	_		40	70	mA	
	HM62256-12			35	70	mA	
	HM62256-15	- .	_	33	70	mA	
		l _{CC2}		8	15	mA	$CS = V_{IL}, V_{IH} = V_{CC}, V_{IL} = 0V,$ $I_{I/O} = 0 \text{ mA}, f = 1 \text{ MHz}$

271

DC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $V_{SS} = 0 \text{ V}$, $T_a = 0 \text{ to } +70^{\circ}\text{C}$) (cont)

Parameter	Symb	ol Min	Typ *1	Max	Unit	Test condition
Standby power supply	I _{SB}		0.5	3	mA	CS = V _{IH}
current	I _{SB1}	_	0.04	2	mA	<u>CS</u> ≥ V _{CC} – 0.2V, 0V ≤ V _{IN}
		_	2*2	100*2	μА	
		. —	2*3	50*3		
Output voltage	V _{OL}	_		0.4	٧	I _{OL} = 2.1 mA
	V _{OH}	2.4		_	V	I _{OH} = −1.0 mA

- Notes: 1. Typical values are at V_{CC} = 5.0 V, Ta = 25°C and specified loading.
 2. These characterisites are guaranteed only for L-version.
 3. These characterisites are guaranteed only for L-SL version.

Capacitance (Ta = 25°C, f = 1 MHz)

Parameter	Symbol	Тур	Max	Unit	Test Condition
Input capacitance	C _{IN}		6	pF	V _{IN} = 0 V
Input/output capacitance	C _{I/O}		8	pF	V _{I/O} = 0 V

Note: These parameters are sampled and not 100% tested.

AC Characteristics ($V_{CC} = 5 \text{ V} \pm 10\%$, $T_a = 0 \text{ to } +70^{\circ}\text{C}$ unless otherwise noted)

AC Test Conditions:


- Input pulse levels: 0.8 V to 2.4 V
- Input and output timing reference levels: 1.5 V
- Input rise and fall times: 5 ns
- Output load: 1TTL gate and $C_L = 100 \text{ pF}$ (including scope and jig)

Read Cycle


HM62256-8 HM62256-10 HM62256-12 HM62256-15

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Read cycle time	t _{RC}	85	_	100		120	_	150		ns
Address access time	t _{AA}		85		100		120	_	150	ns
Chip select access time	t _{ACS}	_	85		100·		120	_	150	ns
Output enable to output valid	t _{OE}		45		50	_	60		70	ns
Output hold from address change	tон	5		10		10	_	10	_	ns
Chip selection to output in low Z	t _{CLZ}	10		10	_	10	_	10	_	ns
Output enable to output in low Z	tolz	5		5	_	5	_	5	'	ns
Chip deselection to output in high Z	t _{CHZ}	0	30	0	35	0	40	0	50	ns
Output disable to output in high Z	t _{OHZ}	0	30	0	35	0	40	0	50	ns


Read Timing Waveform (1)



Read Timing Waveform (2)



Read Timing Waveform (3)




Write Cycle

HM62256-8 HM62256-10 HM62256-12 HM62256-15

Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Write cycle time	twc	85	_	100	_	120	_	150		ns
Chip selection to end of write	t _{CW}	75	_	80		85	_	100		ns
Address valid to end of write	t _{AW}	75		80		85 .	_	100		ns
Address set up time	t _{AS}	0	_	0		0	_	0	_	ns
Write pulse width	t _{WP}	60	_	60		70	_	90	_	ns
Write recovery time	t _{WR}	10	_	0		0		0	_	ns
Write to output in high Z	twHZ	0	30	0	35	0	40	0	50	ns
Data to write time overlap	t _{DW}	40		40		50	_	60		ns
Data hold from write time	t _{DH}	0	-	0		0	_	0		ns
Output disable to output in high Z	t _{OHZ}	0	30	0	35	0	40	0	50	ns
Output active from end of write	tow	5	_	5	_	5	_	5	_	ns

Write Timing Waveform (1) $(\overline{OE} \text{ Clock})$




- Notes: 1. A write occurs during the overlap (t_{WP}) of a low \overline{CS} and a low \overline{WE} .

 2. t_{WR} is measured from the earlier of \overline{CS} or \overline{WE} going high to the end of write cycle.

 3. During this period, I/O pins are in the output state. Out of phase input signals must not be applied.

Write Timing Waveform (2) (OE Fixed Low)



- Notes: 1. A write occurs during the overlap (t_{WP}) of a low CS and a low WE.

 2. t_{WR} is measured from the earlier of CS or WE going high to the end of write cycle.
 - 3. During this period, I/O pins are in the output state. The input signals out of phase must not be applied.
 - 4. If the CS low transistion occurs simultaneously with the WE low transition or after the WE low transition, outputs remain in a high impedance state.

 5. Dout is in the same phase of written data of this write cycle.

 - 6. Dout is the read data of next address.
 - 7. If CS is low during this period, I/O pins are in the output state. Out of phase input signals must not be appplied to I/O pins.


Low V_{CC} Data Retention Characteristics (Ta = 0 to +70°C)

These characteristics are guaranteed only for L- and L-SL version.

Parameter	Symbol	Test Conditions	Min	Тур	Max	Unit
V _{CC} for data retention	V _{DR}	<u>CS</u> ≥ V _{CC} - 0.2 V	2.0			٧
Data retention current I _{CCDR}		V _{CC} = 3.0 V, CS ≥ 2.8 V 0 V ≤ V _{IN}			50 *2	μА
			_	_	10 *3	 -
Chip deselect to data retention time	t _{CDR}	See retention waveform	0		-	ns
Operation recovery time	t _R	See retention waveform	t _{RC} *1	_	_	ns


- Notes: 1. t_{RC} = read cycle time 2. These characteristics are guaranteed only for L-version, V_{IL} = -0.3 V min, 20 μ A max. at Ta = 0
 - 3. These characteristics are guaranteed only for L-SL version, V_{IL} = -0.3 V min, 3 μ A max. at Ta = 0 to 40°C.

Low V_{CC} Data Retention Waveform




these inputs can be in high impedance state in data retention mode.


Characteristic Curves




Supply Current vs. Supply Voltage (1)




Supply Current vs. Supply Voltage (2)



Supply Current vs. Supply Voltage (3)




Supply Current vs. Ambient Temperature (1)




1.3 | V_{CC} = | 5.0 V | 1.2 | 1.2 | 1.2 | 1.4 | 1.1 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 | 1.4 |

Supply Current vs. Ambient Temperature (2)


Supply Current vs. Ambient Temperature (3)






Access Time vs. Supply Voltage


Access Time vs. Ambient Temperature




Standby Current vs. Supply Voltage




Standby Current vs. Ambient Temperature




Supply Current vs. Frequency (Read)




Supply Current vs. Frequency (Write)




Input Low Voltage vs. Supply Voltage




Input High Voltage vs. Supply Voltage



Output Current vs. Output Voltage (High)



Output Current vs. Output Voltage (Low)



Access Time vs. Load Capacitance

282