


Proiect CID

Goia Calin-Daniel gr.2124 sg1

Rezolvare pe hartie:







Sursele de proiectare:

Mux2:1:

```
× mux4_1.vhd × cnt4b.vhd × Automat.vhd
                                                      × Untitled 2
mux2_1.vhd
D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sources_1/new/mux2_1.vhd
                       -- Revision 0.01 - File Created
16
17
         -- Additional Comments:
18
19 🖨
20
21
22
         library IEEE;
23
         use IEEE.STD LOGIC 1164.ALL;
24
25 🖨
         entity mux2_1 is
           Port ( i0 : in STD LOGIC;
26
27
                   i1 : in STD LOGIC;
28
                   A : in STD LOGIC;
29
                   Y : out STD LOGIC);
30 🖨
         end mux2_1;
31
32 🖯
         architecture Behavioral of mux2_1 is
33
34
         begin
35
36
         Y <= i0 when A = '0' else i1 when A = '1' else i0;
37
38 ⊜
         end Behavioral;
39
```

Mux4:1:

```
mux2_1.vhd
            × mux4_1.vhd
                         × cnt4b.vhd
                                      × Automat.vhd
                                                       × Untitled 2
D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sources_1/new/mux4_1.vhd
            20
21
22
         library IEEE;
23
         use IEEE.STD_LOGIC_1164.ALL;
24
25 🖨
         entity mux4_1 is
26
            Port ( i0 : in STD LOGIC;
27
                   i1 : in STD LOGIC;
28
                   i2 : in STD LOGIC;
29
                   i3 : in STD LOGIC;
30
                   a1 : in STD LOGIC;
31
                   a0 : in STD_LOGIC;
32 🖨
                    y : out STD_LOGIC);
33 ⊜
         end mux4_1;
34
35 🖨
         architecture Behavioral of mux4_1 is
36
37
         signal a : std logic vector ( 1 downto 0);
38
39
         begin
40
41
         a <= a1 & a0;
42
43
         with a select
44
         y <= i0 when "00",
45
             il when "01",
46
             i2 when "10",
47
             i3 when "11",
             i0 when others;
48
49
50 \( \chi \) end Behavioral;
51 ¦
```

Numarator 4biti:

```
mux2_1.vhd × mux4_1.vhd × cnt4b.vhd * Automat.vhd × Untitled 2 ×
D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sources_1/new/cnt4b.vhd
        ★ * X ■ ■ X // ■ Q
21
22
         library IEEE;
23
         use IEEE.STD LOGIC 1164.ALL;
24
         use ieee.std_logic_unsigned.all;
25
         use ieee.std logic arith.all;
26
27
         entity cnt4b is
             Port ( d : in STD LOGIC VECTOR (3 downto 0);
28
29
                    clk : in STD LOGIC;
                    r : in STD LOGIC;
30
                    en : in STD LOGIC;
31
32
                    ld : in STD LOGIC;
33
                    q : out STD LOGIC VECTOR (3 downto 0);
34
                    cy : out STD LOGIC);
35
         end cnt4b;
36
37 ⊡
         architecture Behavioral of cnt4b is
38
39
         signal qint : std logic vector (3 downto 0):= "0000";
40
41
         begin
42
         q <= qint;
43
44
         cy <= '1' when (qint= "1111" and en = '1') else '0';
45
46 🖯
         count4b: process(r, clk)
47
         begin
48 🖨
         if r = '0' then
           qint <= "0000";
49
50
         elsif (falling edge(clk) and ld = '1') then
51
           qint <= d;
52
         [elsif(falling\_edge(clk)] and ld = '0' and en = '0') then
      0 :
53
            qint <= qint + 1;
54
          else
55
            qint <= qint;
56 🖨
          end if;
57 ⊖ O end process;
      0
      \circ
59 🖨
         end Behavioral;
      0
60 :
```

Automat:

```
Project Summary × Automat.vhd
D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sources_1/new/Automat.vhd
                  X 🗎 🗈 × //
21
 22 !
    library IEEE;
23 use IEEE.STD LOGIC 1164.ALL;
24
25 	☐ entity Automat is
26
        Port ( r : in STD LOGIC;
                clk : in STD LOGIC;
27
28
                q : out STD LOGIC VECTOR (3 downto 0));
29 end Automat;
30
31 @ architecture Behavioral of Automat is
33 🖯 component cnt4b is
        Port ( d : in STD LOGIC VECTOR (3 downto 0);
               clk : in STD LOGIC;
35 i
36 1
                r : in STD LOGIC;
37 !
                en : in STD LOGIC;
               ld : in STD LOGIC;
38
39 i
               q : out STD LOGIC VECTOR (3 downto 0);
40
               cy : out STD LOGIC);
41 \(\hat{\text{-}}\) end component cnt4b;
42
 Port ( i0 : in STD LOGIC;
```

Project Summary × Automat.vhd >

D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sources_1/new/Automat.vhd

```
45
               i1 : in STD LOGIC;
46
               A : in STD LOGIC;
47
               Y : out STD LOGIC);
48 ∩ end component mux2 1;
49
50 ⊖ component mux4 1 is
       Port ( i0 : in STD LOGIC;
               i1 : in STD LOGIC;
52
53
               i2 : in STD LOGIC;
               i3 : in STD LOGIC;
54
55
               al : in STD LOGIC;
56
               a0 : in STD LOGIC;
57
               y : out STD LOGIC);
58 	☐ end component mux4 1;
59
60 | signal qint: std logic vector(3 downto 0);
61 | signal en , ld : std logic;
   signal d: std logic vector (3 downto 0);
62
   signal net1, q0_neg, q1_neg :std logic;
63
64
65
   begin
66
67 □ U: cnt4b port map ( d => d,
68
                        clk => clk,
```

D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sources_1/new/Automat.vhd

```
■ × // ■ ♀
69
                          en => en,
70
                          r => r,
71
                          1d => 1d,
72 🖨
                          q => qint);
73
74 | q0 neg <= not qint(0);
75
    q1 neg <= not qint(1);
76
77 Dul: mux2_1 port map ( i0 => q0_neg,
78
                            i1 => q1_neg,
                            A \Rightarrow qint(2),
79
                            Y => d(2));
80 🛆
81
82 - U2: mux2 1 port map ( i0 => qint(2),
83
                             i1 => '1',
84
                             A => qint(2),
85 🖨
                             Y => d(1));
86
87 U3: mux2_1 port map ( i0 => qint(1),
88
                             i1 => qint(0),
89
                             A => qint(2),
90 🖨
                             Y => d(0);
91
 92 - U4: mux4 1 port map ( i0 => '1',
93
                             i1 =>'1',
94
                             i2 => '1',
95
                             i3 => qint(0),
96
                             a1 => qint(2),
97
                             a0 => qint(1),
98 🛆
                             y => 1d);
99
100 !
     en <= '0';
     q <= qint;
101
     d(3) <= '0';
102
103
     end Behavioral;
104
```

Sursa de simulare:

```
× Untitled 2
Automat.vhd
             × testbench.vhd
D:/VIVADO/PROJECTS/Proiect_CID/Proiect_CID.srcs/sim_1/new/testbench.vhd
                       21
22
         library IEEE;
23
         use IEEE.STD LOGIC 1164.ALL;
24
25
26 🖯
         entity testbench is
27
         -- Port ( );
28 🖳
         end testbench;
29
30 🖨
         architecture Behavioral of testbench is
31 !
32 🖨
         component Automat is
33
             Port ( r : in STD LOGIC;
34
                   clk : in STD LOGIC;
35
                   q : out STD LOGIC VECTOR (3 downto 0));
36 🖨
         end component Automat;
37
38
         signal r, clk:std logic;
39
         signal q:std logic vector (3 downto 0);
40
41
         begin
42
43
         UUT: Automat port map (r => r, clk => clk, q => q);
44
44 |
45 ⊖
         generate_clk:process
46
        begin
47
48 !
     O |clk <= '1'; wait for 1 ns;
     O clk <= '0'; wait for 1 ns;
49
50 🖨
         end process;
51
52
     O 'r <= '1';
53
54 🖨
         end Behavioral;
55
```

Rezultatul simularii:

