

1. Description

1.1. Project

Project Name	Splat2
Board Name	NUCLEO-F767ZI
Generated with:	STM32CubeMX 6.4.0
Date	01/13/2022


1.2. MCU

MCU Series	STM32F7
MCU Line	STM32F7x7
MCU name	STM32F767ZITx
MCU Package	LQFP144
MCU Pin number	144

1.3. Core(s) information

Core(s)	Arm Cortex-M7

2. Pinout Configuration



3. Pins Configuration

Pin Number	Pin Name	Pin Type	Alternate	Label
LQFP144	(function after		Function(s)	
	reset)			
6	VBAT	Power		
7	PC13	I/O	GPIO_EXTI13	USER_Btn [B1]
8	PC14/OSC32_IN	I/O	RCC_OSC32_IN	
9	PC15/OSC32_OUT	I/O	RCC_OSC32_OUT	
16	VSS	Power		
17	VDD	Power		
23	PH0/OSC_IN	I/O	RCC_OSC_IN	MCO [STM32F103CBT6_PA8]
24	PH1/OSC_OUT	I/O	RCC_OSC_OUT	
25	NRST	Reset		
27	PC1	I/O	ETH_MDC	RMII_MDC [LAN8742A-CZ- TR_MDC]
30	VDD	Power		
31	VSSA	Power		
32	VREF+	Power		
33	VDDA	Power		
35	PA1	I/O	ETH_REF_CLK	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
36	PA2	I/O	ETH_MDIO	RMII_MDIO [LAN8742A-CZ- TR_MDIO]
38	VSS	Power		
39	VDD	Power		
43	PA7	I/O	ETH_CRS_DV	RMII_CRS_DV [LAN8742A- CZ-TR_CRS_DV]
44	PC4	I/O	ETH_RXD0	RMII_RXD0 [LAN8742A-CZ- TR_RXD0]
45	PC5	I/O	ETH_RXD1	RMII_RXD1 [LAN8742A-CZ- TR_RXD1]
46	PB0 *	I/O	GPIO_Output	LD1 [Green]
51	VSS	Power		
52	VDD	Power		
61	VSS	Power		
62	VDD	Power		
68	PE15 *	I/O	GPIO_Output	PE15 EN ON ESP
71	VCAP_1	Power		
72	VDD	Power		
· -				


Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
74	PB13	I/O	ETH_TXD1	RMII_TXD1 [LAN8742A-CZ- TR_TXD1]
75	PB14 *	I/O	GPIO_Output	LD3 [Red]
76	PB15	I/O	USART1_RX	
77	PD8	I/O	USART3_TX	STLK_RX [STM32F103CBT6_PA3]
78	PD9	I/O	USART3_RX	STLK_TX [STM32F103CBT6_PA2]
83	VSS	Power		
84	VDD	Power		
91	PG6 *	I/O	GPIO_Output	USB_PowerSwitchOn [STMPS2151STR_EN]
92	PG7 *	I/O	GPIO_Input	USB_OverCurrent [STMPS2151STR_FAULT]
94	VSS	Power		
95	VDDUSB	Power		
96	PC6	I/O	USART6_TX	
100	PA8	I/O	USB_OTG_FS_SOF	USB_SOF [TP1]
101	PA9	I/O	USB_OTG_FS_VBUS	USB_VBUS
102	PA10 **	I/O	USB_OTG_FS_ID	USB_ID
103	PA11	I/O	USB_OTG_FS_DM	USB_DM
,		1/0	USB_OTG_FS_DP	USB_DP
104	PA12	I/O	030_010_13_01	USB_DF
104 105	PA12 PA13	1/0	SYS_JTMS-SWDIO	TMS
105	PA13	I/O		
105 106	PA13 VCAP_2	I/O Power		
105 106 107	PA13 VCAP_2 VSS	I/O Power Power		
105 106 107 108	PA13 VCAP_2 VSS VDD	I/O Power Power Power	SYS_JTMS-SWDIO	TMS
105 106 107 108 109	PA13 VCAP_2 VSS VDD PA14	I/O Power Power Power I/O	SYS_JTMS-SWDIO	TMS
105 106 107 108 109 120	PA13 VCAP_2 VSS VDD PA14 VSS	I/O Power Power Power I/O Power	SYS_JTMS-SWDIO	TMS
105 106 107 108 109 120	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC	I/O Power Power I/O Power Power	SYS_JTMS-SWDIO SYS_JTCK-SWCLK	TMS
105 106 107 108 109 120 121	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9	I/O Power Power I/O Power Power I/O Power I/O	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX	TMS TCK RMII_TX_EN [LAN8742A-
105 106 107 108 109 120 121 124 126	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9 PG11	I/O Power Power I/O Power Power I/O I/O	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX ETH_TX_EN	TMS TCK TCK RMII_TX_EN [LAN8742A-CZ-TR_TXEN] RMII_TXD0 [LAN8742A-CZ-
105 106 107 108 109 120 121 124 126	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9 PG11 PG13	I/O Power Power I/O Power I/O Power I/O I/O I/O	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX ETH_TX_EN	TMS TCK TCK RMII_TX_EN [LAN8742A-CZ-TR_TXEN] RMII_TXD0 [LAN8742A-CZ-
105 106 107 108 109 120 121 124 126 128	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9 PG11 PG13	I/O Power Power I/O Power I/O I/O I/O Power	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX ETH_TX_EN	TMS TCK TCK RMII_TX_EN [LAN8742A-CZ-TR_TXEN] RMII_TXD0 [LAN8742A-CZ-
105 106 107 108 109 120 121 124 126 128	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9 PG11 PG13 VSS VDD	I/O Power Power I/O Power I/O Power I/O I/O I/O Power Power	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX ETH_TX_EN ETH_TXD0	TMS TCK RMII_TX_EN [LAN8742A-CZ-TR_TXEN] RMII_TXD0 [LAN8742A-CZ-TR_TXD0]
105 106 107 108 109 120 121 124 126 128 130 131	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9 PG11 PG13 VSS VDD PG15 *	I/O Power Power I/O Power I/O I/O I/O I/O Power Power I/O I/O	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX ETH_TX_EN ETH_TXD0 GPIO_Output	TMS TCK RMII_TX_EN [LAN8742A-CZ-TR_TXEN] RMII_TXD0 [LAN8742A-CZ-TR_TXD0] PG15 GPI09 ON ESP
105 106 107 108 109 120 121 124 126 128 130 131 132 133	PA13 VCAP_2 VSS VDD PA14 VSS VDDSDMMC PG9 PG11 PG13 VSS VDD PG15 * PB3 **	I/O Power Power I/O Power I/O Power I/O	SYS_JTMS-SWDIO SYS_JTCK-SWCLK USART6_RX ETH_TX_EN ETH_TXD0 GPIO_Output SYS_JTDO-SWO	TMS TCK RMII_TX_EN [LAN8742A-CZ-TR_TXEN] RMII_TXD0 [LAN8742A-CZ-TR_TXD0] PG15 GPI09 ON ESP

Pin Number LQFP144	Pin Name (function after reset)	Pin Type	Alternate Function(s)	Label
143	PDR_ON	Reset		
144	VDD	Power		

^{*} The pin is affected with an I/O function

^{**} The pin is affected with a peripheral function but no peripheral mode is activated

4. Clock Tree Configuration



5. Software Project

5.1. Project Settings

Name	Value
Project Name	Splat2
Project Folder	C:\GitHub\Splat2OS\Splat2
Toolchain / IDE	STM32CubeIDE
Firmware Package Name and Version	STM32Cube FW_F7 V1.16.2
Application Structure	Advanced
Generate Under Root	Yes
Do not generate the main()	No
Minimum Heap Size	0x200
Minimum Stack Size	0x400

5.2. Code Generation Settings

Name	Value
STM32Cube MCU packages and embedded software	Copy only the necessary library files
Generate peripheral initialization as a pair of '.c/.h' files	No
Backup previously generated files when re-generating	No
Keep User Code when re-generating	Yes
Delete previously generated files when not re-generated	Yes
Set all free pins as analog (to optimize the power consumption)	No
Enable Full Assert	No

5.3. Advanced Settings - Generated Function Calls

Rank	Function Name	Peripheral Instance Name
1	MX_GPIO_Init	GPIO
2	SystemClock_Config	RCC
3	MX_USART3_UART_Init	USART3
4	MX_USART6_UART_Init	USART6
5	MX_USB_DEVICE_Init	USB_DEVICE
6	MX_USART1_UART_Init	USART1
7	MX_LWIP_Init	LWIP

6. Power Consumption Calculator report

6.1. Microcontroller Selection

Series	STM32F7
Line	STM32F7x7
MCU	STM32F767ZITx
Datasheet	DS11532_Rev4

6.2. Parameter Selection

Temperature	25
Vdd	3.3

6.3. Battery Selection

Battery	Alkaline(9V)	
Capacity	625.0 mAh	
Self Discharge	0.3 %/month	
Nominal Voltage	9.0 V	
Max Cont Current	200.0 mA	
Max Pulse Current	0.0 mA	
Cells in series	1	
Cells in parallel	1	


6.4. Sequence

Step	Step1	Step2
Mode	RUN	STOP UDM (Under Drive)
Vdd	3.3	3.3
Voltage Source	Battery	Battery
Range	Scale1-High	No Scale
Fetch Type	ICTM FLASH-SingleBank REGON	n/a
CPU Frequency	216 MHz	0 Hz
Clock Configuration	HSE PLL	Regulator LP Flash-PwrDwn
Clock Source Frequency	4 MHz	0 Hz
Peripherals		
Additional Cons.	0 mA	0 mA
Average Current	118 mA	130 μΑ
Duration	0.1 ms	0.9 ms
DMIPS	462.0	0.0
Ta Max	89.42	104.98
Category	In DS Table	In DS Table

6.5. Results

Sequence Time	1 ms	Average Current	11.92 mA
Battery Life	2 days, 4 hours	Average DMIPS	462.24005
			DMIPS

6.6. Chart



7. Peripherals and Middlewares Configuration

7.1. ETH

Mode: RMII

7.1.1. Parameter Settings:

Advanced : Ethernet Media Configuration:

Auto Negotiation Enabled
Speed 100 MBits/s
Duplex Mode Full Duplex

General: Ethernet Configuration:

Ethernet MAC Address 00:80:E1:00:00:00

PHY Address 1

Ethernet Basic Configuration:

Rx Mode Interrupt Mode
TX IP Header Checksum Computation By hardware

7.1.2. Advanced Parameters:

External PHY Configuration:

PHY LAN8742A_PHY_ADDRESS

PHY Address Value 1

PHY Reset delay these values are based on a 1 ms

Systick interrupt

PHY Configuration delay

Ox00000FFF *

PHY Read TimeOut

Ox0000FFF *

Ox0000FFF *

Common: External PHY Configuration:

Transceiver Basic Control Register 0x00 *

Transceiver Basic Status Register 0x01 *

PHY Reset 0x8000 *

Select loop-back mode 0x4000 *

Set the full-duplex mode at 100 Mb/s 0x2100 *

Set the half-duplex mode at 100 Mb/s 0x2000 *

Set the full-duplex mode at 10 Mb/s 0x0100 *

Set the half-duplex mode at 10 Mb/s **0x0000** *

Enable auto-negotiation function 0x1000 *

Restart auto-negotiation function 0x0200 *

0x00000FF *

Select the power down mode

Solate PHY from MII

Auto-Negotiation process completed

Valid link established

Jabber condition detected

Ox0800 *

Ox0020 *

Ox0004 *

Extended: External PHY Configuration:

PHY special control/status register Offset

Ox10 *

PHY Speed mask

Ox0002 *

PHY Duplex mask

Ox0004 *

PHY Interrupt Source Flag register Offset

Ox001D *

PHY Link down inturrupt

Ox000B *

7.2. RCC

High Speed Clock (HSE): BYPASS Clock Source Low Speed Clock (LSE): Crystal/Ceramic Resonator

7.2.1. Parameter Settings:

System Parameters:

VDD voltage (V) 3.3

Flash Latency(WS) 3 WS (4 CPU cycle)

RCC Parameters:

HSI Calibration Value 16

TIM Prescaler Selection Disabled

HSE Startup Timout Value (ms) 100

LSE Startup Timout Value (ms) 5000

Power Parameters:

Power Over Drive Enabled

Power Regulator Voltage Scale Power Regulator Voltage Scale 3

7.3. SYS

Debug: Serial Wire

Timebase Source: TIM6

7.4. USART1

Mode: Asynchronous

7.4.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable **Data Inversion** Disable TX and RX Pins Swapping Disable Enable Overrun DMA on RX Error Enable MSB First Disable

7.5. USART3

Mode: Asynchronous

7.5.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable
TX Pin Active Level Inversion Disable
RX Pin Active Level Inversion Disable

Data InversionDisableTX and RX Pins SwappingDisableOverrunEnableDMA on RX ErrorEnableMSB FirstDisable

7.6. USART6

Mode: Asynchronous

7.6.1. Parameter Settings:

Basic Parameters:

Baud Rate 115200

Word Length 8 Bits (including Parity)

Parity None Stop Bits 1

Advanced Parameters:

Data Direction Receive and Transmit

Over Sampling 16 Samples
Single Sample Disable

Advanced Features:

Auto Baudrate Disable TX Pin Active Level Inversion Disable **RX Pin Active Level Inversion** Disable Disable **Data Inversion** Disable TX and RX Pins Swapping Enable Overrun DMA on RX Error Enable MSB First Disable

7.7. USB_OTG_FS

Mode: Device_Only mode: Activate_SOF mode: Activate_VBUS

7.7.1. Parameter Settings:

Speed Device Full Speed 12MBit/s

Low power Disabled
Link Power Management Disabled

VBUS sensing Enabled
Signal start of frame Enabled

7.8. FREERTOS

Interface: CMSIS_V2

7.8.1. Config parameters:

API:

FreeRTOS API CMSIS v2

Versions:

FreeRTOS version 10.2.1 CMSIS-RTOS version 2.00

MPU/FPU:

ENABLE_MPU Disabled
ENABLE_FPU Disabled

Kernel settings:

USE_PREEMPTION Enabled

CPU_CLOCK_HZ SystemCoreClock

 TICK_RATE_HZ
 1000

 MAX_PRIORITIES
 56

 MINIMAL_STACK_SIZE
 128

 MAX_TASK_NAME_LEN
 16

 USE_16_BIT_TICKS
 Disabled

IDLE_SHOULD_YIELD Enabled
USE_MUTEXES Enabled
USE_RECURSIVE_MUTEXES Enabled
USE_COUNTING_SEMAPHORES Enabled
QUEUE_REGISTRY_SIZE 8

USE_APPLICATION_TASK_TAG Disabled
ENABLE_BACKWARD_COMPATIBILITY Enabled
USE_PORT_OPTIMISED_TASK_SELECTION Disabled
USE_TICKLESS_IDLE Disabled
USE_TASK_NOTIFICATIONS Enabled
RECORD_STACK_HIGH_ADDRESS Disabled

Memory management settings:

Memory Allocation Dynamic / Static

TOTAL_HEAP_SIZE 15360

Memory Management scheme heap_4

Hook function related definitions:

USE_IDLE_HOOK Disabled

USE_TICK_HOOK Disabled
USE_MALLOC_FAILED_HOOK Disabled
USE_DAEMON_TASK_STARTUP_HOOK Disabled
CHECK_FOR_STACK_OVERFLOW Disabled

Run time and task stats gathering related definitions:

GENERATE_RUN_TIME_STATS Disabled
USE_TRACE_FACILITY Enabled
USE_STATS_FORMATTING_FUNCTIONS Disabled

Co-routine related definitions:

USE_CO_ROUTINES Disabled MAX_CO_ROUTINE_PRIORITIES 2

Software timer definitions:

USE_TIMERS Enabled
TIMER_TASK_PRIORITY 2
TIMER_QUEUE_LENGTH 10
TIMER_TASK_STACK_DEPTH 256

Interrupt nesting behaviour configuration:

LIBRARY_LOWEST_INTERRUPT_PRIORITY 15
LIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY 5

Added with 10.2.1 support:

MESSAGE_BUFFER_LENGTH_TYPE size_t
USE_POSIX_ERRNO Disabled

7.8.2. Include parameters:

Include definitions:

vTaskPrioritySet Enabled uxTaskPriorityGet Enabled vTaskDelete Enabled vTaskCleanUpResources Disabled vTaskSuspend Enabled Enabled vTaskDelayUntil vTaskDelay Enabled xTaskGetSchedulerState Enabled xTaskResumeFromISR Enabled xQueueGetMutexHolder Enabled xSemaphoreGetMutexHolder Disabled Disabled pcTaskGetTaskName uxTaskGetStackHighWaterMark Enabled xTaskGetCurrentTaskHandle Disabled eTaskGetState Enabled

xEventGroupSetBitFromISR	Disabled
xTimerPendFunctionCall	Enabled
xTaskAbortDelay	Disabled
xTaskGetHandle	Disabled
uxTaskGetStackHighWaterMark2	Disabled

7.8.3. Advanced settings:

Newlib settings (see parameter description first):

USE_NEWLIB_REENTRANT Enabled *

Project settings (see parameter description first):

Use FW pack heap file Enabled

7.9. LWIP

mode: Enabled

Advanced parameters are not listed except if modified by user.

7.9.1. General Settings:

LwIP Version:

LwIP Version (Version of LwIP supported by CubeMX ** CubeMX specific **) 2.1.2

IPv4 - DHCP Options:

LWIP_DHCP (DHCP Module) Enabled

RTOS Dependency:

WITH_RTOS (Use FREERTOS ** CubeMX specific **)

CMSIS_VERSION (CMSIS API Version used)

Enabled

CMSIS_VERSION (CMSIS API Version used)

Protocols Options:

 LWIP_ICMP (ICMP Module Activation)
 Enabled

 LWIP_IGMP (IGMP Module)
 Disabled

 LWIP_DNS (DNS Module)
 Disabled

 LWIP_UDP (UDP Module)
 Enabled

 MEMP_NUM_UDP_PCB (Number of UDP Connections)
 4

 LWIP_TCP (TCP Module)
 Enabled

 MEMP_NUM_TCP_PCB (Number of TCP Connections)
 5

7.9.2. Key Options:

Infrastructure - OS Awarness Option:

NO_SYS (OS Awarness)

OS Used

Infrastructure - Timers Options:	
LWIP_TIMERS (Use Support For sys_timeout)	Enabled
Infrastructure - Core Locking and MPU Options:	
SYS_LIGHTWEIGHT_PROT (Memory Functions Protection)	Enabled
Infrastructure - Heap and Memory Pools Options:	
MEM_SIZE (Heap Memory Size)	1600
Infrastructure - Internal Memory Pool Sizes:	
MEMP_NUM_PBUF (Number of Memory Pool struct Pbufs)	16
MEMP_NUM_RAW_PCB (Number of Raw Protocol Control Blocks)	4
MEMP_NUM_TCP_PCB_LISTEN (Number of Listening TCP Connections)	8
MEMP_NUM_TCP_SEG (Number of TCP Segments simultaneously queued)	16
MEMP_NUM_LOCALHOSTLIST (Number of Host Entries in the Local Host List)	1
Pbuf Options:	
PBUF_POOL_SIZE (Number of Buffers in the Pbuf Pool)	16
PBUF_POOL_BUFSIZE (Size of each pbuf in the pbuf pool)	592
IPv4 - ARP Options:	
LWIP_ARP (ARP Functionality)	Enabled
Callback - TCP Options:	
TCP_TTL (Number of Time-To-Live Used by TCP Packets)	255
TCP_WND (TCP Receive Window Maximum Size)	2144
TCP_QUEUE_OOSEQ (Allow Out-Of-Order Incoming Packets)	Enabled
LWIP_TCP_SACK_OUT (Allow Sending Selective Acknowledgements)	Disabled
TCP_MSS (Maximum Segment Size)	536
TCP_SND_BUF (TCP Sender Buffer Space)	1072
TCP_SND_QUEUELEN (Number of Packet Buffers Allowed for TCP Sender)	9
Network Interfaces Options:	
LWIP_NETIF_STATUS_CALLBACK (Callback Function on Interface Status Changes)	Enabled *
LWIP_NETIF_EXT_STATUS_CALLBACK (Extended Callback Function for several netif)	Disabled
LWIP_NETIF_LINK_CALLBACK (Callback Function on Interface Link Changes)	Enabled
NETIF - Loopback Interface Options:	
LWIP_NETIF_LOOPBACK (NETIF Loopback)	Disabled
Infrastructure - Threading Options:	
TCPIP_THREAD_NAME (TCPIP Thread Name)	"tcpip_thread"
TCPIP_THREAD_STACKSIZE (TCPIP Thread Stack Size)	1024
TCPIP_THREAD_PRIO (TCPIP Thread Priority Level)	24
TCPIP_MBOX_SIZE (TCPIP Mailbox Size)	6
DEFAULT_THREAD_NAME (Default LwIP Thread Name)	"lwIP"
DEFAULT_THREAD_STACKSIZE (Default LwIP Thread Stack Size)	1024
DEFAULT_THREAD_PRIO (Default LwIP Thread Priority Level)	3
DEFAULT_RAW_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN Raw)	0
DEFAULT_TCP_RECVMBOX_SIZE (Default Mailbox Size on a NETCONN TCP)	6

DEFAULT_ACCEPTMBOX_SIZE (Default Mailbox Size for Incoming Connections) 6

Thread Safe APIs - Netconn Options:

LWIP_NETCONN (NETCONN API) Enabled

Thread Safe APIs - Socket Options:

LWIP_SOCKET (Socket API) Enabled

LWIP_COMPAT_SOCKETS (BSD-style Socket Functions Names) 1

LWIP_SOCKET_OFFSET (Socket Offset Number) 0

 LWIP_SOCKET_SELECT (Select for Socket)
 Enabled

 LWIP_SOCKET_POLL (Poll for Socket)
 Enabled

7.9.3. PPP:

PPP Options:

PPP_SUPPORT (PPP Module) Disabled

7.9.4. IPv6:

IPv6 Options:

LWIP_IPV6 (IPv6 Protocol) Disabled

7.9.5. HTTPD:

HTTPD Options:

LWIP_HTTPD (LwIP HTTPD Support ** CubeMX specific **) Disabled

7.9.6. SNMP:

SNMP Options:

LWIP_SNMP (LwIP SNMP Agent) Disabled

7.9.7. SNTP/SMTP:

SNTP Options:

LWIP_SNTP (LWIP SNTP Support ** CubeMX specific **)

Disabled

SMTP Options:

LWIP_SMTP (LWIP SMTP Support ** CubeMX specific **)

Disabled

7.9.8. MDNS/TFTP:

MDNS Options:

LWIP_MDNS (Multicast DNS Support ** CubeMX specific **)

Disabled

TFTP Options:

LWIP_TFTP (TFTP Support ** CubeMX specific **)

Disabled

7.9.9. Perf/Checks:

Sanity Checks:

LWIP_DISABLE_TCP_SANITY_CHECKS (TCP Sanity Checks)

Disabled

LWIP_DISABLE_MEMP_SANITY_CHECKS (MEMP Sanity Checks)

Disabled

Performance Options:

LWIP_PERF (Performace Testing for LwIP)

Disabled

7.9.10. Statistics:

Debug - Statistics Options:

LWIP_STATS (Statictics Collection)

Disabled

7.9.11. Checksum:

Infrastructure - Checksum Options:

CHECKSUM_BY_HARDWARE (Hardware Checksum ** CubeMX specific **) Enabled LWIP_CHECKSUM_CTRL_PER_NETIF (Generate/Check Checksum per Netif) Disabled Disabled CHECKSUM_GEN_IP (Generate Software Checksum for Outgoing IP Packets) Disabled CHECKSUM_GEN_UDP (Generate Software Checksum for Outgoing UDP Packets) Disabled CHECKSUM_GEN_TCP (Generate Software Checksum for Outgoing TCP Packets) Disabled CHECKSUM_GEN_ICMP (Generate Software Checksum for Outgoing ICMP Packets) Disabled CHECKSUM_GEN_ICMP6 (Generate Software Checksum for Outgoing ICMP6 Packets) Disabled CHECKSUM_CHECK_IP (Generate Software Checksum for Incoming IP Packets) CHECKSUM_CHECK_UDP (Generate Software Checksum for Incoming UDP Packets) Disabled ${\tt CHECKSUM_CHECK_TCP} \ ({\tt Generate \ Software \ Checksum \ for \ Incoming \ TCP \ Packets})$ Disabled CHECKSUM_CHECK_ICMP (Generate Software Checksum for Incoming ICMP Packets) Disabled CHECKSUM_CHECK_ICMP6 (Generate Software Checksum for Incoming ICMP6 Packets) Disabled

7.9.12. Debug:

LwIP Main Debugging Options:

LWIP_DBG_MIN_LEVEL (Minimum Level)

ΑII

7.10. USB DEVICE

Class For FS IP: Communication Device Class (Virtual Port Com)

7.10.1. Parameter Settings:

Basic Parameters:

USBD_MAX_NUM_INTERFACES (Maximum number of supported interfaces)

1
USBD_MAX_NUM_CONFIGURATION (Maximum number of supported configuration)

1
USBD_MAX_STR_DESC_SIZ (Maximum size for the string descriptors)

512
USBD_SELF_POWERED (Enabled self power)

Enabled

USBD_DEBUG_LEVEL (USBD Debug Level) 0: No debug message

USBD_LPM_ENABLED (Link Power Management) 1: Link Power Management supported

Class Parameters:

USB CDC Rx Buffer Size 2048
USB CDC Tx Buffer Size 2048

7.10.2. Device Descriptor:

Device Descriptor:

VID (Vendor IDentifier) 1155

LANGID_STRING (Language Identifier) English(United States)

MANUFACTURER_STRING (Manufacturer Identifier) STMicroelectronics

Device Descriptor FS:

PID (Product IDentifier) 22336

PRODUCT_STRING (Product Identifier) STM32 Virtual ComPort

CONFIGURATION_STRING (Configuration Identifier) CDC Config
INTERFACE_STRING (Interface Identifier) CDC Interface

^{*} User modified value

8. System Configuration

8.1. GPIO configuration

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
ETH	PC1	ETH_MDC	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDC [LAN8742A- CZ-TR_MDC]
	PA1	ETH_REF_CLK	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_REF_CLK [LAN8742A-CZ- TR_REFCLK0]
	PA2	ETH_MDIO	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_MDIO [LAN8742A- CZ-TR_MDIO]
	PA7	ETH_CRS_DV	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_CRS_DV [LAN8742A-CZ- TR_CRS_DV]
	PC4	ETH_RXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD0 [LAN8742A- CZ-TR_RXD0]
	PC5	ETH_RXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_RXD1 [LAN8742A- CZ-TR_RXD1]
	PB13	ETH_TXD1	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD1 [LAN8742A- CZ-TR_TXD1]
	PG11	ETH_TX_EN	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TX_EN [LAN8742A- CZ-TR_TXEN]
	PG13	ETH_TXD0	Alternate Function Push Pull	No pull-up and no pull-down	Very High	RMII_TXD0 [LAN8742A- CZ-TR_TXD0]
RCC	PC14/OSC3 2_IN	RCC_OSC32_IN	n/a	n/a	n/a	
		RCC_OSC32_O UT	n/a	n/a	n/a	
	PH0/OSC_I	RCC_OSC_IN	n/a	n/a	n/a	MCO [STM32F103CBT6_PA8]
	PH1/OSC_O UT	RCC_OSC_OUT	n/a	n/a	n/a	
SYS	PA13	SYS_JTMS- SWDIO	n/a	n/a	n/a	TMS
	PA14	SYS_JTCK- SWCLK	n/a	n/a	n/a	тск
USART1	PB15	USART1_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PB6	USART1_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	

IP	Pin	Signal	GPIO mode	GPIO pull/up pull down	Max Speed	User Label
USART3	PD8	USART3_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_RX [STM32F103CBT6_PA3]
	PD9	USART3_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	STLK_TX [STM32F103CBT6_PA2]
USART6	PC6	USART6_TX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
	PG9	USART6_RX	Alternate Function Push Pull	No pull-up and no pull-down	Very High	
USB_OTG_ FS	PA8	USB_OTG_FS_ SOF	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_SOF [TP1]
	PA9	USB_OTG_FS_ VBUS	Input mode	No pull-up and no pull-down	n/a	USB_VBUS
	PA11	USB_OTG_FS_ DM	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DM
	PA12	USB_OTG_FS_ DP	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_DP
Single Mapped	PA10	USB_OTG_FS_I D	Alternate Function Push Pull	No pull-up and no pull-down	Very High	USB_ID
Signals	PB3	SYS_JTDO- SWO	n/a	n/a	n/a	SWO
GPIO	PC13	GPIO_EXTI13	External Interrupt Mode with Rising edge trigger detection	No pull-up and no pull-down	n/a	USER_Btn [B1]
	PB0	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD1 [Green]
	PE15	GPIO_Output	Output Push Pull	Pull-up *	Low	PE15 EN ON ESP
	PB14	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD3 [Red]
	PG6	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	USB_PowerSwitchOn [STMPS2151STR_EN]
	PG7	GPIO_Input	Input mode	No pull-up and no pull-down	n/a	USB_OverCurrent [STMPS2151STR_FAULT]
	PG15	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	PG15 GPI09 ON ESP
	PB7	GPIO_Output	Output Push Pull	No pull-up and no pull-down	Low	LD2 [Blue]

8.2. DMA configuration

nothing configured in DMA service

8.3. NVIC configuration

8.3.1. NVIC

Interrupt Table	Enable	Preenmption Priority	SubPriority
Non maskable interrupt	true	0	0
Hard fault interrupt	true	0	0
Memory management fault	true	0	0
Pre-fetch fault, memory access fault	true	0	0
Undefined instruction or illegal state	true	0	0
System service call via SWI instruction	true	0	0
Debug monitor	true	0	0
Pendable request for system service	true	15	0
System tick timer	true	15	0
USART3 global interrupt	true	5	0
TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts	true	0	0
Ethernet global interrupt	true	5	0
USB On The Go FS global interrupt	true	5	0
PVD interrupt through EXTI line 16		unused	
Flash global interrupt		unused	
RCC global interrupt	unused		
USART1 global interrupt	unused		
EXTI line[15:10] interrupts	unused		
Ethernet wake-up interrupt through EXTI line 19	unused		
USART6 global interrupt	unused		
FPU global interrupt	unused		

8.3.2. NVIC Code generation


Enabled interrupt Table	Select for init sequence ordering	Generate IRQ handler	Call HAL handler
Non maskable interrupt	false	true	false
Hard fault interrupt	false	true	false
Memory management fault	false	true	false
Pre-fetch fault, memory access fault	false	true	false
Undefined instruction or illegal state	false	true	false
System service call via SWI instruction	false	false	false
Debug monitor	false	true	false
Pendable request for system service	false	false	false
System tick timer	false	false	true
USART3 global interrupt	false	true	true
TIM6 global interrupt, DAC1 and DAC2	false	true	true

Enabled interrupt Table	Select for init	Generate IRQ	Call HAL handler
	sequence ordering	handler	
underrun error interrupts			
Ethernet global interrupt	false	true	true
USB On The Go FS global interrupt	false	true	true

^{*} User modified value

9. System Views

- 9.1. Category view
- 9.1.1. Current



10. Docs & Resources

Type Link

Datasheet http://www.st.com/resource/en/datasheet/DM00273119.pdf

Reference http://www.st.com/resource/en/reference_manual/DM00224583.pdf

manual

Programming http://www.st.com/resource/en/programming_manual/DM00237416.pdf

manual

Errata sheet http://www.st.com/resource/en/errata_sheet/DM00257543.pdf

Application note http://www.st.com/resource/en/application_note/CD00167594.pdf

Application note http://www.st.com/resource/en/application_note/CD00211314.pdf

Application note http://www.st.com/resource/en/application_note/CD00259245.pdf

Application note http://www.st.com/resource/en/application_note/CD00264321.pdf

Application note http://www.st.com/resource/en/application_note/CD00264342.pdf

Application note http://www.st.com/resource/en/application_note/CD00264379.pdf

Application note http://www.st.com/resource/en/application_note/DM00042534.pdf

Application note http://www.st.com/resource/en/application_note/DM00046011.pdf

Application note http://www.st.com/resource/en/application_note/DM00072315.pdf

Application note http://www.st.com/resource/en/application_note/DM00073742.pdf

Application note http://www.st.com/resource/en/application_note/DM00073853.pdf

Application note http://www.st.com/resource/en/application_note/DM00080497.pdf

Application note http://www.st.com/resource/en/application_note/DM00081379.pdf

Application note http://www.st.com/resource/en/application_note/DM00129215.pdf

Application note http://www.st.com/resource/en/application_note/DM00160482.pdf

Application note http://www.st.com/resource/en/application_note/DM00164538.pdf

Application note http://www.st.com/resource/en/application_note/DM00164549.pdf

Application note http://www.st.com/resource/en/application_note/DM00173083.pdf

Application note http://www.st.com/resource/en/application_note/DM00210367.pdf

Application note http://www.st.com/resource/en/application_note/DM00220769.pdf

Application note http://www.st.com/resource/en/application_note/DM00226326.pdf

Application note http://www.st.com/resource/en/application_note/DM00227538.pdf http://www.st.com/resource/en/application_note/DM00236305.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00257177.pdf Application note http://www.st.com/resource/en/application_note/DM00272912.pdf http://www.st.com/resource/en/application_note/DM00272913.pdf Application note http://www.st.com/resource/en/application_note/DM00281138.pdf Application note http://www.st.com/resource/en/application note/DM00287603.pdf Application note Application note http://www.st.com/resource/en/application note/DM00296349.pdf Application note http://www.st.com/resource/en/application note/DM00315319.pdf Application note http://www.st.com/resource/en/application note/DM00327191.pdf Application note http://www.st.com/resource/en/application_note/DM00337702.pdf Application note http://www.st.com/resource/en/application_note/DM00354244.pdf Application note http://www.st.com/resource/en/application_note/DM00354333.pdf Application note http://www.st.com/resource/en/application_note/DM00373474.pdf http://www.st.com/resource/en/application_note/DM00380469.pdf Application note Application note http://www.st.com/resource/en/application_note/DM00395696.pdf Application note http://www.st.com/resource/en/application_note/DM00431633.pdf Application note http://www.st.com/resource/en/application_note/DM00493651.pdf Application note http://www.st.com/resource/en/application_note/DM00536349.pdf Application note http://www.st.com/resource/en/application note/DM00600614.pdf Application note http://www.st.com/resource/en/application note/DM00725181.pdf