| | | | (ii) | • allows multiple instructions simultaneously
• more instructions executed per second
• faster access time compared to slower main memory/increased number of cache hits
• more bits transferred in a single operation/less fetch executes required | **1** | Award 1 mark for bullet that matches method stated in part (i).

If mark for (i) not awarded, candidate can be awarded for suitable description. |