




Debug Connections



System Connections Place connectors that go to other boards in here




LV Connections Within Enclosure




Title IO Board Connectors		
Size A3	Number	Revision
Date: 9/23/2020	Sheet of	
File: C:\Users\...\Connectors.SchDoc	Drawn By:	


PGND AND GND(SGND) ISOLATION MUST BE MAINTIANED THROUGHOUT THE SCHEMATIC!!






Bypass capacitors must be placed close to pins




Title		
IO Board Power		
Size	Number	Revision
A3		
Date:	9/23/2020	Sheet of
File:	C:\Users\...\Power.SchDoc	Drawn By:



BRAKE_1
 BRAKE_2
 ACCEL_1
 ACCEL_2



Title			
IO Board Sensors			
Size	Number	Revision	
A3			
Date:	9/23/2020	Sheet of	
File:	C:\Users\...Sensors.SchDoc	Drawn By:	



Title			IO Board Top Level	
Size	Number		Revision	
A4				
Date:	9/23/2020		Sheet of	
File:	C:\Users\...\TopLevel.SchDoc		Drawn By:	

