connectal Documentation

Release 14.11.6

Jamey Hicks, Myron King, John Ankcorn

December 17, 2014

CONTENTS

| 1 | Introduction | 3 |
|----|---------------------------|----|
| 2 | Connectal BSV Libraries | 5 |
| | 2.1 CtrlMux Package | 5 |
| | 2.2 HostInterface Package | 5 |
| | 2.3 Leds Package | |
| | 2.4 MemPortal Package | 6 |
| | 2.5 MemTypes Package | |
| | 2.6 Portal Package | |
| 3 | Connectal Examples | 13 |
| | 3.1 Simple Example | 13 |
| 4 | 4 Indices and tables | |
| Bs | sv Package Index | 17 |
| In | ndex | 19 |

Contents:

CONTENTS 1

2 CONTENTS

| CHAPTER | |
|---------|--|
| ONE | |
| 9 | |

INTRODUCTION

Introduction goes here.

CHAPTER

TWO

CONNECTAL BSV LIBRARIES

2.1 CtrlMux Package

 $\begin{tabular}{ll} \textbf{module} \ \texttt{CtrlMux::mkInterruptMux} \ (\textit{Vector\#(numPortals}, \ \textit{MemPortal\#(aw, \ dataWidth)}) \ \textit{portals}) \ \rightarrow \\ & (\texttt{ReadOnly\#(Bool)}) \end{tabular}$

Used by BsimTop, PcieTop, and ZynqTop. Takes a vector of MemPortals and returns a boolean indicating whether any of the portals has indication method data available.

 $\begin{tabular}{ll} \textbf{module CtrlMux::mkSlaveMux} (\textit{Vector\#}(numPortals, MemPortal\#(aw, dataWidth)) portals) \rightarrow (Phys-MemSlave\#(addrWidth, dataWidth))$ \\ \end{tabular}$

Takes a vector of MemPortals and returns a PhysMemSlave combining them.

2.2 HostInterface Package

The HostInterface package provides host-specific typedefs and interfaces.

2.2.1 Host-Specific Constants

typedef HostInterface::DataBusWidth

Width in bits of the data bus connected to host shared memory.

typedef HostInterface::PhysAddrWidth

Width in bits of physical addresses on the data bus connected to host shared memory.

 $typedef \ \verb|HostInterface::NumberOfMasters|\\$

Number of memory interfaces used for connecting to host shared memory.

2.2.2 Host-Specific Interfaces

interface HostInterface::BsimHost

Host interface for the bluesim platform

interface HostInterface::PcieHost

Host interface for PCIe-attached FPGAs such as vc707 and kc705

interface HostInterface::ZynqHost

Host interface for Zyng FPGAs such as zedboard, zc702, zc706, and zybo.

The Zc706 is a ZynqHost even when it is plugged into a PCIe slot.

2.3 Leds Package

interface Leds::LEDS

typedef Leds::LedsWidth

Defined to be the number of default LEDs on the FPGA board.

The Zedboard has 8, Zc706 has 4, ...

Leds::leds \rightarrow Bit#(LedsWidth)

2.4 MemPortal Package

2.4.1 mkMemPortal Module

 $\begin{tabular}{ll} \textbf{module mkMemPortal} & \textit{(Bit\#(slaveDataWidth) ifcId, PipePortal\#(numRequests, numIndications, slave-DataWidth) portal)} & \rightarrow & \textit{(MemPortal\#(slaveAddrWidth, slaveDataWidth))} \\ & \textit{Takes an interface identifier and a PipePortal and returns a MemPortal.} \\ \end{tabular}$

2.5 MemTypes Package

2.5.1 Constants

typedef Bit#(32) SGLId

typedef 44 MemOffsetSize

typedef 6 MemTagSize

typedef 8 BurstLenSize

typedef 32 MemServerTags

2.5.2 Data Types

struct PhysMemRequest# (numeric type addrWidth)

A memory request containing a physical memory address

 $addr \rightarrow Bit\#(addrWidth)$

Physical address to read or write

 $burstLen \rightarrow Bit\#(BurstLen Size)$

Length of read or write burst, in bytes. The number of beats of the request will be the burst length divided by the physical width of the memory interface.

 $\texttt{tag} \rightarrow Bit\#(MemTagSize)$

struct MemRequest

A logical memory read or write request. The linear offset of the request will be translated by an MMU according to the specified scatter-gather list.

 $\mathtt{sglId} o \mathrm{SGLId}$

Indicates which scatter-gather list the MMU should use when translating the address

```
offset → Bit#(MemOffsetSize)
           Linear byte offset to read or write.
      burstLen → Bit#(BurstLenSize)
           Length of read or write burst, in bytes. The number of beats of the request will be the burst length divided
           by the physical width of the memory interface.
      tag \rightarrow Bit\#(MemTagSize)
struct MemData#(numeric type dsz)
      One beat of the payload of a physical or logical memory read or write request.
      \mathtt{data} \to \mathtt{Bit\#}(\mathtt{dsz})
           One data beat worth of data.
      tag \rightarrow Bit\#(MemTagSize)
           Indicates to which request this beat belongs.
      \textbf{last} \to Bool
           Indicates that this is the last beat of a burst.
2.5.3 Physical Memory Clients and Servers
interface PhysMemSlave (numeric type addrWidth, numeric type dataWidth)
      read_server → PhysMemReadServer#(addrWidth, dataWidth)
      write_server → PhysMemWriteServer#(addrWidth, dataWidth)
interface PhysMemMaster (numeric type addrWidth, numeric type dataWidth)
      \textbf{read\_client} \rightarrow PhysMemReadClient\#(addrWidth,\,dataWidth)
      write_client → PhysMemWriteClient#(addrWidth, dataWidth)
interface PhysMemReadClient (numeric type asz, numeric type dsz)
      readReq \rightarrow Get\#(PhysMemRequest\#(asz))
      readData \rightarrow Put\#(MemData\#(dsz))
interface PhysMemWriteClient (numeric type asz, numeric type dsz)
      writeReq \rightarrow Get\#(PhysMemRequest\#(asz))
      writeData \rightarrow Get\#(MemData\#(dsz))
      writeDone → Put#(Bit#(MemTagSize))
interface PhysMemReadServer (numeric type asz, numeric type dsz)
      readReq \rightarrow Put\#(PhysMemRequest\#(asz))
      readData \rightarrow Get\#(MemData\#(dsz))
interface PhysMemWriteServer (numeric type asz, numeric type dsz)
```

writeReq → Put#(PhysMemRequest#(asz))

```
writeData → Put#(MemData#(dsz))
writeDone → Get#(Bit#(MemTagSize))
```

2.5.4 Memory Clients and Servers

```
interface MemReadClient (numeric type dsz)

readReq → Get#(MemRequest)
readData → Put#(MemData#(dsz))
interface MemWriteClient (numeric type dsz)

writeReq → Get#(MemRequest)
writeData → Get#(MemData#(dsz))
writeDone → Put#(Bit#(MemTagSize))
interface MemReadServer (numeric type dsz)

readReq → Put#(MemRequest)
readData → Get#(MemData#(dsz))
interface MemWriteServer (numeric type dsz)

writeReq → Put#(MemRequest)
writeData → Put#(MemRequest)
writeData → Put#(MemData#(dsz))
writeDone → Get#(Bit#(MemTagSize))
```

2.5.5 Memory Engine Types

struct MemengineCmd

A read or write request for a MemreadEngine or a MemwriteEngine. Memread and Memwrite engines will issue one or more burst requests to satisfy the overall length of the request.

```
sglid \rightarrow SGLId
```

Which scatter gather list the MMU should use to translate the addresses

```
\textbf{base} \rightarrow Bit\#(MemOffsetSize)
```

Logical base address of the request, as a byte offset

```
burstLen → Bit#(BurstLenSize)
```

Maximum burst length, in bytes.

```
len \rightarrow Bit\#(32)
```

Number of bytes to transfer. Must be a multiple of the data bus width.

```
tag \rightarrow Bit\#(MemTagSize)
```

Identifier for this request.

2.5.6 Memory Engine Interfaces

```
interface MemwriteServer (numeric type dataWidth)
     cmdServer → Server#(MemengineCmd,Bool)
     dataPipe → PipeIn#(Bit#(dataWidth))
interface MemwriteEngineV (numeric type dataWidth, numeric type cmdQDepth, numeric type num-
     dmaClient → MemWriteClient#(dataWidth)
     writeServers → Vector#(numServers, Server#(MemengineCmd,Bool))
     dataPipes → Vector#(numServers, PipeIn#(Bit#(dataWidth)))
     write_servers → Vector#(numServers, MemwriteServer#(dataWidth))
typedef MemwriteEngineV# (dataWidth, cmdQDepth, 1) MemwriteEngine# (numeric type dataWidth, numer
interface MemreadServer (numeric type dataWidth)
     cmdServer → Server#(MemengineCmd,Bool)
     dataPipe → PipeOut#(Bit#(dataWidth))
interface MemreadEngineV (numeric type dataWidth, numeric type cmdQDepth, numeric type numServers)
     dmaClient \rightarrow MemReadClient\#(dataWidth)
     readServers → Vector#(numServers, Server#(MemengineCmd,Bool))
     dataPipes → Vector#(numServers, PipeOut#(Bit#(dataWidth)))
     read_servers → Vector#(numServers, MemreadServer#(dataWidth))
typedef MemreadEngineV# (dataWidth, cmdQDepth, 1) MemreadEngine# (numeric type dataWidth, numeric
```

2.5.7 Memory Traffic Interfaces

```
interface DmaDbg
```

```
\label{eq:convalue} \begin{split} &\textbf{getMemoryTraffic} \rightarrow ActionValue\#(Bit\#(64)) \\ &\textbf{dbg} \rightarrow ActionValue\#(DmaDbgRec) \end{split}
```

2.5.8 Connectable Instances

```
instance Connectable (MemReadClient#(dsz), MemReadServer#(dsz))
instance Connectable (MemWriteClient#(dsz), MemWriteServer#(dsz))
instance Connectable (PhysMemMaster#(addrWidth, busWidth), PhysMemSlave#(addrWidth, busWidth))
instance Connectable (PhysMemMaster#(32, busWidth), PhysMemSlave#(40, busWidth))
```

2.6 Portal Package

2.6.1 PipePortal Interface

```
\begin{tabular}{l} \textbf{interface} \ \texttt{Portal}: \textbf{:PipePortal} \ (numeric \ type \ numRequests, \ numeric \ type \ numIndications, \ numeric \ type \ slaveDataWidth) \\ \textbf{messageSize} \ (Bit\#(16) \ methodNumber) \ \rightarrow \ Bit\#(16) \\ \textbf{Returns} \ the \ message \ size \ of \ the \ methodNumber \ method \ of \ the \ portal. \\ \textbf{requests} \ \rightarrow \ Vector\#(numRequests, PipeIn\#(Bit\#(slaveDataWidth))) \\ \textbf{indications} \ \rightarrow \ Vector\#(numIndications, PipeOut\#(Bit\#(slaveDataWidth))) \\ \end{tabular}
```

2.6.2 MemPortal Interface

2.6.3 ShareMemoryPortal Interface

2.6.4 ConnectalTop Interface

```
interface Portal::ConnectalTop (numeric type addrWidth, numeric type dataWidth, type pins, numeric type numMasters)

Interface ConnectalTop is the interface exposed by the top module of a Connectal hardware design.

slave \rightarrow PhysMemSlave\#(32,32)

masters \rightarrow Vector\#(numMasters,PhysMemMaster\#(addrWidth, dataWidth))

interrupt \rightarrow Vector\#(16,ReadOnly\#(Bool))

leds \rightarrow LEDS

pins \rightarrow pins
```

2.6.5 StdConnectalTop Typedef

 $\begin{tabular}{ll} \textbf{typedef} \ \texttt{Portal::StdConnectalTop} \ (numeric & type & addrWidth) & \rightarrow & Connectal- \\ & Top\#(addrWidth,64,Empty,0) & \\ \hline \end{tabular}$

Type StdConnectalTop indicates a Connectal hardware design with no user defined pins and no user of host shared memory. The "pins" interface is Empty and the number of masters is 0.

Type StdConnectalDmaTop indicates a Connectal hardware design with no user defined pins and a single client of host shared memory. The "pins" interface is Empty and the number of masters is 1.

2.6. Portal Package

| CHAPTER |
|---------|
| THREE |

CONNECTAL EXAMPLES

3.1 Simple Example

CHAPTER

FOUR

INDICES AND TABLES

- genindex
- modindex
- pkgindex
- search

BSV PACKAGE INDEX

C CtrlMux,5 h HostInterface,5 Leds,6 p Portal,10

18 Bsv Package Index

| Symbols | MemreadEngineV#(dataWidth,cmdQDepth,1) Memread- |
|---|---|
| 32 MemServerTags (typedef), 6 | Engine#(numeric type dataWidth, numeric type |
| 44 MemOffsetSize (typedef), 6 | cmdQDepth) (typedef), 9 |
| 6 MemTagSize (typedef), 6 | MemReadServer (interface), 8 |
| 8 BurstLenSize (typedef), 6 | MemreadServer (interface), 9 |
| D | MemRequest (struct), 6 |
| В | MemWriteClient (interface), 8 |
| Bit#(32) SGLId (typedef), 6 | MemwriteEngineV (interface), 9 |
| BsimHost (interface in package HostInterface), 5 | MemwriteEngineV#(dataWidth,cmdQDepth,1) |
| | MemwriteEngine#(numeric type dataW- |
| C | idth, numeric type cmdQDepth) (typedef), |
| Connectable (instance), 9 | MemWriteServer (interface), 8 |
| ConnectalTop (interface in package Portal), 10 | MemwriteServer (interface), 9 |
| CtrlMux (package), 5 | messageSize() (Portal::PipePortal method), 10 |
| | mkInterruptMux (module in package CtrlMux), 5 |
| D | mkMemPortal (module), 6 |
| DataBusWidth (typedef in package HostInterface), 5 | mkSlaveMux (module in package CtrlMux), 5 |
| dbg() (DmaDbg method), 9 | masureman (mount in puringe cummin), e |
| DmaDbg (interface), 9 | N |
| | NumberOfMasters (typedef in package HostInterface), 5 |
| G | |
| getInterrupt (function in package Portal), 10 | Р |
| getInterruptVector (function in package Portal), 10 | PcieHost (interface in package HostInterface), 5 |
| getMemoryTraffic() (DmaDbg method), 9 | PhysAddrWidth (typedef in package HostInterface), 5 |
| getSlave (function in package Portal), 10 | PhysMemMaster (interface), 7 |
| LI. | PhysMemReadClient (interface), 7 |
| Н | PhysMemReadServer (interface), 7 |
| HostInterface (package), 5 | PhysMemRequest#(numeric type addrWidth) (struct), 6 |
| | PhysMemSlave (interface), 7 |
| L | PhysMemWriteClient (interface), 7 |
| LEDS (interface in package Leds), 6 | PhysMemWriteServer (interface), 7 |
| Leds (package), 6 | PipePortal (interface in package Portal), 10 |
| leds() (in package Leds), 6 | Portal (package), 10 |
| LedsWidth (typedef in package Leds), 6 | C |
| N / | S |
| M | SharedMemoryPortal (interface in package Portal), 10 |
| MemData#(numeric type dsz) (struct), 7 | StdConnectalDmaTop (typedef in package Portal), 11 |
| MemengineCmd (struct), 8 | StdConnectalTop (typedef in package Portal), 11 |
| MemPortal (interface in package Portal), 10 | Z |
| MemReadClient (interface), 8 | L |
| MemreadEngineV (interface), 9 | ZynaHost (interface in package HostInterface) 5 |