connectal Documentation

Release 14.12.6

Jamey Hicks, Myron King, John Ankcorn

December 17, 2014

CONTENTS

1	Conr	nectal BSV Libraries	3				
	1.1	Address Generator	3				
	1.2	Arith Package	3				
	1.3	CtrlMux Package					
	1.4	HostInterface Package	4				
	1.5	Leds Package	5				
	1.6	MemPortal Package	5				
	1.7	MemreadEngine Package	5				
	1.8	MemTypes Package	5				
	1.9	MMU Package	9				
	1.10	Pipe Package					
	1.11	Portal Package	14				
2	Conr	nectal Examples Simple Example	1 7				
	2.1	Simple Example	1 /				
3	Indices and tables						
Bs	Bsv Package Index						
In	ndex						

Contents:

CONTENTS 1

2 CONTENTS

CHAPTER

ONE

CONNECTAL BSV LIBRARIES

1.1 Address Generator

One of the common patterns that leads to long critical paths in designs on the FPGA are counters and comparisons against counters. This package contains a module for generating the sequence of addresses used by a memory read or write burst, along with a field indicating the last beat of the burst.

struct AddressGenerator::AddrBeat#(numeric type addrWidth)

```
\label{eq:addr} \begin{array}{l} \textbf{addr} \rightarrow Bit \# (addr Width) \\ & The \ address \ for \ this \ beat \ of \ the \ request. \\ \textbf{bc} \rightarrow Bit \# (BurstLenSize) \end{array}
```

 $tag \rightarrow Bit\#(MemTagSize)$

 $last \rightarrow Bool$

```
request → Put#(PhysMemRequest#(addrWidth))
```

The interface for requesting a sequence of addresses.

```
addrBeat → Get#(AddrBeat#(addrWidth))
```

The interface for getting the address beats of the burst. There is one pipeline cycle from the reuqest to the first address beat.

 $\begin{tabular}{ll} module & \verb|AddressGenerator::mkAddressGenerator||} & AddressGenerator \# (addrWidth, dataWidth) \\ & Instantiates an address generator. \\ \end{tabular}$

1.2 Arith Package

The Arith package implements some functions that correspond to infix operators.

```
function Arith::booland(Bool x1, Bool x2) \rightarrow Bool
```

Returns logical "and" of inputs. Named to avoid conflict with the Verilog keyword "and".

```
function Arith::boolor (Bool x1, Bool x2) \rightarrow Bool
```

Returns logical "or" of inputs. Named to avoid conflict with the Verilog keyword "or".

```
function Arith::eq (a x 1, a x 2)) \rightarrow Bool

function Arith::add (a x 1, a x 2) \rightarrow a

Returns sum of inputs. Requires Arith#(a).
```

function Arith::mul $(a x1, a x2) \rightarrow a$

Returns product of inputs. Requires Arith#(a).

function Arith::rshift (Bit#(b) x1, Integer i) \rightarrow Bit#(b)

Returns input right shifted by i bits.

function Arith::a) **vadd** ($Vector\#(n, a) \times 1$, $Vector\#(n, a) \times 2$) \rightarrow Vector $\#(n, a) \times 2$

Returns sum of input vectors.

function Arith::a) **vmul** ($Vector\#(n, a) \times 1$, $Vector\#(n, a) \times 2$) \rightarrow Vector $\#(n, a) \times 1$

Returns element-wise product of input vectors.

function Arith::Bit#(b)) vrshift(Vector# $(n, Bit#(b)) x1, Integer i) <math>\rightarrow$ Vector#(n, Bit#(b)) x1, Integer i)

Right shifts the elements of the input vector by i bits.

1.3 CtrlMux Package

 $\begin{tabular}{ll} \textbf{module} \ \texttt{CtrlMux::mkInterruptMux} \ (\textit{Vector\#(numPortals}, \ \textit{MemPortal\#(aw, \ dataWidth)}) \ \textit{portals}) \ \rightarrow \ & (\texttt{ReadOnly\#(Bool)}) \end{tabular}$

Used by BsimTop, PcieTop, and ZynqTop. Takes a vector of MemPortals and returns a boolean indicating whether any of the portals has indication method data available.

Takes a vector of MemPortals and returns a PhysMemSlave combining them.

1.4 HostInterface Package

The HostInterface package provides host-specific typedefs and interfaces.

1.4.1 Host-Specific Constants

typedef HostInterface::DataBusWidth

Width in bits of the data bus connected to host shared memory.

typedef HostInterface::PhysAddrWidth

Width in bits of physical addresses on the data bus connected to host shared memory.

typedef HostInterface::NumberOfMasters

Number of memory interfaces used for connecting to host shared memory.

1.4.2 Host-Specific Interfaces

interface HostInterface::BsimHost

Host interface for the bluesim platform

interface HostInterface::PcieHost

Host interface for PCIe-attached FPGAs such as vc707 and kc705

interface HostInterface::ZynqHost

Host interface for Zynq FPGAs such as zedboard, zc702, zc706, and zybo.

The Zc706 is a ZynqHost even when it is plugged into a PCIe slot.

1.5 Leds Package

1.6 MemPortal Package

1.6.1 mkMemPortal Module

```
\begin{tabular}{ll} \textbf{module} \ \texttt{MemPortal}: \textbf{:mkMemPortal} \ (\textit{Bit\#}(\textit{slaveDataWidth}) \ \textit{ifcId}, \ \textit{PipePortal\#}(\textit{numRequests}, \ \textit{numIndications}, \ \textit{slaveDataWidth}) \ \textit{portal}) \ \rightarrow \ (\texttt{MemPortal\#}(\textit{slaveAddrWidth}, \ \textit{slaveDataWidth}) \ \\ \textbf{Takes an interface identifier and a PipePortal and returns a MemPortal}. \end{tabular}
```

1.7 MemreadEngine Package

```
module MemreadEngine::mkMemreadEngine (MemreadEngineV (dataWidth, cmdQDepth, num-
Servers)

Creates a MemreadEngine with default 256 bytes of buffer per server.

module MemreadEngine::mkMemreadEngineBuff (Integer bufferSizeBytes) → (Memread-
EngineV#(dataWidth, cmdQDepth, numServers)
Creates a MemreadEngine with the specified buffer size.
```

1.8 MemTypes Package

1.8.1 Constants

```
typedef MemTypes::Bit#(32) SGLId
typedef MemTypes::44 MemOffsetSize
typedef MemTypes::6 MemTagSize
typedef MemTypes::8 BurstLenSize
typedef MemTypes::32 MemServerTags
```

1.8.2 Data Types

```
struct MemTypes::PhysMemRequest#(numeric type addrWidth)
    A memory request containing a physical memory address
addr → Bit#(addrWidth)
    Physical address to read or write
```

1.5. Leds Package 5

```
burstLen → Bit#(BurstLenSize)
```

Length of read or write burst, in bytes. The number of beats of the request will be the burst length divided by the physical width of the memory interface.

```
tag \rightarrow Bit\#(MemTagSize)
```

```
struct MemTypes::MemRequest
```

A logical memory read or write request. The linear offset of the request will be translated by an MMU according to the specified scatter-gather list.

```
\mathtt{sglId} \to \mathrm{SGLId}
```

Indicates which scatter-gather list the MMU should use when translating the address

```
offset \rightarrow Bit\#(MemOffsetSize)
```

Linear byte offset to read or write.

```
burstLen → Bit#(BurstLenSize)
```

Length of read or write burst, in bytes. The number of beats of the request will be the burst length divided by the physical width of the memory interface.

```
tag \rightarrow Bit\#(MemTagSize)
```

```
struct MemTypes::MemData#(numeric type dsz)
```

One beat of the payload of a physical or logical memory read or write request.

```
data \rightarrow Bit\#(dsz)
```

One data beat worth of data.

```
tag \rightarrow Bit\#(MemTagSize)
```

Indicates to which request this beat belongs.

```
last \rightarrow Bool
```

Indicates that this is the last beat of a burst.

1.8.3 Physical Memory Clients and Servers

 $writeData \rightarrow Get\#(MemData\#(dsz))$

```
interface MemTypes::PhysMemSlave (numeric type addrWidth, numeric type dataWidth)
    read_server → PhysMemReadServer#(addrWidth, dataWidth)
    write_server → PhysMemWriteServer#(addrWidth, dataWidth)
interface MemTypes::PhysMemMaster (numeric type addrWidth, numeric type dataWidth)
    read_client → PhysMemReadClient#(addrWidth, dataWidth)
    write_client → PhysMemWriteClient#(addrWidth, dataWidth)
interface MemTypes::PhysMemReadClient (numeric type asz, numeric type dsz)

readReq → Get#(PhysMemRequest#(asz))
    readData → Put#(MemData#(dsz))
interface MemTypes::PhysMemWriteClient (numeric type asz, numeric type dsz)

writeReq → Get#(PhysMemRequest#(asz)))
```

```
writeDone → Put#(Bit#(MemTagSize))
interface MemTypes::PhysMemReadServer (numeric type asz, numeric type dsz)
     readReq \rightarrow Put\#(PhysMemRequest\#(asz))
     readData \rightarrow Get\#(MemData\#(dsz))
interface MemTypes::PhysMemWriteServer (numeric type asz, numeric type dsz)
     writeReq → Put#(PhysMemRequest#(asz))
     writeData → Put#(MemData#(dsz))
     writeDone → Get#(Bit#(MemTagSize))
1.8.4 Memory Clients and Servers
interface MemTypes::MemReadClient (numeric type dsz)
     readReq \rightarrow Get\#(MemRequest)
```

```
readData \rightarrow Put\#(MemData\#(dsz))
interface MemTypes::MemWriteClient (numeric type dsz)
      writeReq → Get#(MemRequest)
      writeData \rightarrow Get\#(MemData\#(dsz))
      \textbf{writeDone} \rightarrow Put\#(Bit\#(MemTagSize))
interface MemTypes::MemReadServer (numeric type dsz)
      readReq \rightarrow Put\#(MemRequest)
```

```
\textbf{readData} \rightarrow Get\#(MemData\#(dsz))
interface MemTypes::MemWriteServer (numeric type dsz)
```

```
writeReq → Put#(MemRequest)
writeData \rightarrow Put\#(MemData\#(dsz))
writeDone \rightarrow Get\#(Bit\#(MemTagSize))
```

1.8.5 Memory Engine Types

```
struct MemTypes::MemengineCmd
```

A read or write request for a MemreadEngine or a MemwriteEngine. Memread and Memwrite engines will issue one or more burst requests to satisfy the overall length of the request.

```
sglid \rightarrow SGLId
```

Which scatter gather list the MMU should use to translate the addresses

```
base \rightarrow Bit\#(MemOffsetSize)
```

Logical base address of the request, as a byte offset

```
burstLen → Bit#(BurstLenSize)
          Maximum burst length, in bytes.
     len \rightarrow Bit\#(32)
          Number of bytes to transfer. Must be a multiple of the data bus width.
     tag \rightarrow Bit\#(MemTagSize)
          Identifier for this request.
1.8.6 Memory Engine Interfaces
interface MemTypes::MemwriteServer (numeric type dataWidth)
     cmdServer → Server#(MemengineCmd,Bool)
     dataPipe → PipeIn#(Bit#(dataWidth))
interface MemTypes:: MemwriteEngineV (numeric type dataWidth, numeric type cmdQDepth, numeric
                                            type numServers)
     \textbf{dmaClient} \rightarrow MemWriteClient\#(dataWidth)
     writeServers \rightarrow Vector\#(numServers, Server\#(MemengineCmd, Bool))
     dataPipes → Vector#(numServers, PipeIn#(Bit#(dataWidth)))
     write_servers → Vector#(numServers, MemwriteServer#(dataWidth))
typedef MemTypes::MemwriteEngineV#(dataWidth,cmdQDepth,1) MemwriteEngine#(numeric type dataWidth,cmdQDepth,1)
interface MemTypes::MemreadServer (numeric type dataWidth)
     cmdServer → Server#(MemengineCmd,Bool)
     \texttt{dataPipe} \rightarrow PipeOut\#(Bit\#(dataWidth))
\textbf{interface} \ \texttt{MemTypes::} \textbf{MemreadEngineV} \ (\textit{numeric type dataWidth, numeric type cmdQDepth, numeric} \\
                                           type numServers)
     dmaClient \rightarrow MemReadClient\#(dataWidth)
     readServers → Vector#(numServers, Server#(MemengineCmd,Bool))
     dataPipes → Vector#(numServers, PipeOut#(Bit#(dataWidth)))
     \textbf{read\_servers} \rightarrow Vector\#(numServers, MemreadServer\#(dataWidth))
typedef MemTypes::MemreadEngineV#(dataWidth,cmdQDepth,1) MemreadEngine#(numeric type dataWidth
1.8.7 Memory Traffic Interfaces
```

```
interface MemTypes::DmaDbg
     getMemoryTraffic → ActionValue#(Bit#(64))
     dbg \rightarrow ActionValue\#(DmaDbgRec)
```

1.8.8 Connectable Instances

```
instance MemTypes::Connectable (MemReadClient#(dsz), MemReadServer#(dsz))
instance MemTypes::Connectable (MemWriteClient#(dsz), MemWriteServer#(dsz))
instance MemTypes::Connectable (PhysMemMaster#(addrWidth, busWidth), PhysMemSlave#(addrWidth, busWidth))
instance MemTypes::Connectable (PhysMemMaster#(32, busWidth), PhysMemSlave#(40, busWidth))
```

1.9 MMU Package

```
typedef MMU::32 MaxNumSGLists
typedef MMU::Bit#(TLog#(MaxNumSGLists)) SGListId
typedef MMU::12 SGListPageShift0
typedef MMU::16 SGListPageShift4
typedef MMU::20 SGListPageShift8
typedef MMU::Bit#(TLog#(MaxNumSGLists)) RegionsIdx
typedef MMU::8 IndexWidth
```

1.9.1 Address Translation

```
struct MMU::ReqTup
      Address translation request type
      id \rightarrow SGListId
            Which SGList to use.
      off \rightarrow Bit\#(MemOffsetSize)
            The address to translate.
interface MMU : :MMU (numeric type addrWidth)
      An address translator
      request \rightarrow MMURequest
            The interface of the MMU that is exposed to software as a portal.
      \texttt{addr} \rightarrow \text{Vector\#}(2, \text{Server\#}(\text{ReqTup}, \text{Bit\#}(\text{addrWidth})))
            The address translation servers
                                                                         MMUIndication
module MMU::mkMMU (Integer
                                                                                              mmuIndication)
                                      iid.
                                              Bool
                                                       bsimMMap,
                          (MMU#(addrWidth)
      Instantiates an address translator that stores a scatter-gather list to define the logical to physical address mapping.
```

1.9.2 Multiple Address Translators

Parameter bsimMMAP ??

```
interface MMU:: MMUAddrServer (numeric type addrWidth, numeric type numServers) Used by mkMemServer to share an MMU among multiple memory interfaces.
```

Parameter iid is the portal identifier of the MMURequest interface.

1.9. MMU Package 9

1.10 Pipe Package

The Pipe package is modeled on Bluespec, Inc's PAClib package. It provides functions and modules for composing pipelines of operations.

1.10.1 Pipe Interfaces

```
interface Pipe::PipeIn(type a)
      Corresponds to the input interface of a FIFOF.
      eng (a \ v) \rightarrow Action
      notFull \rightarrow Bool
interface Pipe::PipeOut (type a)
      Corresponds to the output interface of a FIFOF.
      \textbf{first} \to a
      deq \rightarrow Action
      notEmpty \rightarrow Bool
typeclass Pipe::ToPipeIn (type a, type b)
      function toPipeIn (b \ in) \rightarrow PipeIn#(a)
            Returns a PipeIn to the object "in" with no additional buffering.
typeclass Pipe::ToPipeOut (type a, type b)
      function toPipeOut (b \ in) \rightarrow PipeOut\#(a)
            Returns a PipeOut from the object "in" with no additional buffering.
typeclass Pipe:: MkPipeIn (type a, type b)
      module mkPipeIn (b \ in) \rightarrow (PipeIn\#(a))
            Instantiates a module whose interface is a PipeIn to the input parameter "in". Includes a FIFO buffering
            stage.
typeclass Pipe::MkPipeOut (type a, type b)
      module mkPipeOut(b in) \rightarrow (PipeOut#(a))
            Instantiates a module whose interface is PipeOut from the input parameter "in". Includes a FIFO buffering
            stage.
instance Pipe::ToPipeIn (a, FIFOF#(a))
      Converts a FIFOF to a PipeIn.
```

```
instance Pipe::ToPipeOut (a, function a pipefn())
     Converts a function to a PipeOut.
instance Pipe::ToPipeOut (a, Reg#(a))
     Converts a register to a PipeOut.
instance Pipe::ToPipeIn (Vector\#(m, a), Gearbox\#(m, n, a))
     Converts a Gearbox to a PipeOut.
instance Pipe::ToPipeOut (a, FIFOF#(a))
     Converts a FIFOF to a PipeOut.
instance Pipe::ToPipeOut (Vector\#(n, a), MIMO\#(k, n, sz, a))
     Converts a MIMO to a PipeOut.
instance Pipe::ToPipeOut (Vector\#(n, a), Gearbox\#(m, n, a))
     Converts a Gearbox to a PipeOut.
instance Pipe::MkPipeOut (a, Get#(a))
     Instantiates a pipelined PipeOut from a Get interface.
instance Pipe::MkPipeIn (a, Put#(a))
     Instantiates a pipelined PipeIn to a Put interface.
1.10.2 Get and Put Pipes
instance Pipe::ToGet (PipeOut #(a), a)
instance Pipe::ToPut (PipeIn \#(a), a)
1.10.3 Connectable Pipes
instance Pipe::Connectable(PipeOut#(a), Put#(a))
instance Pipe::Connectable(PipeOut#(a), PipeIn#(a))
1.10.4 Mapping over Pipes
function Pipe::toCountedPipeOut (Reg\#(Bit\#(n)) r, PipeOut\#(a) pipe) \rightarrow PipeOut\#(a)
function Pipe::zipPipeOut (PipeOut\#(a) ina, PipeOut\#(b) inb) \rightarrow PipeOut\#(Tuple2\#(a,b))
     Returns a PipeOut whose elements are 2-tuples of the elements of the input pipes.
function Pipe::mapPipe (function b f(a \ av), PipeOut#(a) apipe) \rightarrow PipeOut#(b)
     Returns a PipeOut that maps the function f to each element of the input pipes with no buffering.
module Pipe::mkMapPipe (function b f(a av), PipeOut#(a) apipe) \rightarrow (PipeOut#(b)
     Instantiates a PipeOut that maps the function f to each element of the input pipes using a FIFOF for buffering.
function Pipe::mapPipeIn (function b f(a \ av), PipeIn#(b) apipe) \rightarrow PipeIn#(a)
     Returns a PipeIn applies the function f to each value that is enqueued.
```

1.10.5 Reducing Pipes

1.10.6 Functions on Pipes of Vectors

function Pipe::unvectorPipeOut (PipeOut#(Vector#(1, a)) in) \rightarrow PipeOut#(a)

1.10. Pipe Package

1.10.7 Funneling and Unfunneling

```
module Pipe::mkFunnel (PipeOut\#(Vector\#(mk, a)) in) \rightarrow (PipeOut\#(Vector\#(m, a)) Returns k Vectors of m elements for each Vector\#(mk, a) element of the input pipe.
```

module Pipe::mkFunnel1 ($PipeOut\#(Vector\#(k, a)) in) \rightarrow (PipeOut\#(a))$

Sames as mkFunnel, but returns k singleton elements for each vector element of the input pipe.

module Pipe::mkFunnelGB1 (Clock slowClock, Reset slowReset, Clock fastClock, Reset fastReset, Pipe-Out#(Vector#(k, a)) in) \rightarrow (PipeOut#(a) Same as mkFunnel1, but uses a Gearbox with a 1 to k ratio.

module Pipe::mkUnfunnel($PipeOut\#(Vector\#(m, a))in) \rightarrow (PipeOut\#(Vector\#(mk, a)))$

The dual of mkFunnel. Consumes k elements from the input pipe, each of which is an m-element vector, and returns an mk-element vector.

module Pipe::mkUnfunnelGB (Clock slowClock, Reset slowReset, Clock fastClock, Reset fastReset, Pipe-Out#(Vector#(1, a)) in) \rightarrow (PipeOut#(Vector#(k, a)))
The same as mkUnfunnel, but uses a Gearbox with a 1-to-k.

module Pipe::mkRepeat (UInt#(n) repetitions, PipeOut#(a) inpipe) → (PipeOut#(a) Returns a PipeOut which repeats each element of the input pipe the specified number of times.

1.10.8 Fork and Join

Fork and Join with limited scalability

module Pipe::mkForkVector(PipeOut#(a) inpipe) \rightarrow (Vector#(n, PipeOut#(a))) Replicates each element of the input pipe to each of the output pipes. It uses a FIFOF per output pipe.

module Pipe::mkSizedForkVector (Integer size, PipeOut#(a) inpipe) \rightarrow (Vector#(n, PipeOut#(a)) Used a SizedFIFOF for each of the output pipes.

module Pipe::mkJoin (function c f(a av, b bv), PipeOut#(a) apipe, PipeOut#(b) bpipe) \rightarrow (PipeOut#(c) Returns a PipeOut that applies the function f to the elements of the input pipes, with no buffering.

module Pipe::mkJoinBuffered (function c f(a av, b bv), PipeOut#(a) apipe, PipeOut#(b) bpipe) \rightarrow (PipeOut#(c)

Returns a PipeOut that applies the function f to the elements of the input pipes, using a FIFOF to buffer the output.

module Pipe::mkJoinVector (function b f(Vector#(n, a) av), Vector#(n, PipeOut#(a)) apipes) \rightarrow (PipeOut#(b) Same as mkJoin, but operates on a vector of PipeOut as input.

1.10.9 Funnel Pipes

Fork and Join with tree-based fanout and fanin for scalability.

These are used by MemreadEngine and MemwriteEngine.

```
typedef Pipe::Vector#(j, PipeOut#(a)) FunnelPipe#(numeric type j, numeric type k, type a, nutypedef Pipe::Vector#(k, PipeOut#(a)) UnFunnelPipe#(numeric type j, numeric type k, type a, nutypeclass Pipe::FunnelPipesPipelined(numeric type j, numeric type k, type a, numeric type bpc)
```

module mkFunnelPipesPipelined (Vector#(k, PipeOut#(a)) in) \rightarrow (FunnelPipe#(j,k,a,bpc)

```
module mkFunnelPipesPipelinedRR (Vector\#(k, PipeOut\#(a)) in, Integer\ c) \rightarrow (Fun-thermologies)
                                                                                                                                        nelPipe#(j,k,a,bpc)
                module mkUnFunnelPipesPipelined (Vector\#(j, PipeOut\#(Tuple2\#(Bit\#(TLog\#(k)), a))) in) \rightarrow
                                                                                                                                        (UnFunnelPipe#(j,k,a,bpc)
                nelPipe#(j,k,a,bpc)
instance Pipe::FunnelPipesPipelined(1, 1, a, bpc)
instance Pipe::FunnelPipesPipelined(1, k, a, bpc)
module Pipe::mkUnFunnelPipesPipelinedInternal(Vector#(1,
                                                                                                                                                                                                                                                                                    Pipe-
                                                                                                                                                                               Out\#(Tuple2\#(Bit\#(TLog\#(k)),
                                                                                                                                                                                                                                                                       a))) in)
                                                                                                                                                                               \rightarrow (UnFunnelPipe#(1,k,a,bpc)
module Pipe::mkFunnelPipes (Vector\#(mk, PipeOut\#(a)) ins) \rightarrow (Vector\#(m, PipeOut\#(a)))
module Pipe::mkFunnelPipes1 (Vector\#(k, PipeOut\#(a)) ins) \rightarrow (PipeOut\#(a))
\textbf{module} \ \texttt{Pipe::mkUnfunnelPipes} \ (\textit{Vector\#}(m,\textit{PipeOut\#}(a)) \ \textit{ins}) \ \rightarrow (\texttt{Vector\#}(mk,\textit{PipeOut\#}(a)) \ \textit{ins}) \ \rightarrow (\texttt{Vector\#}(mk,\textit{PipeOut\#}(a)) \ \textit{ons}) \ \rightarrow (\texttt{Vector\#}(mk,\textit{PipeOut\#}(a)) \ \rightarrow (\texttt{Vec
module Pipe::mkPipelinedForkVector(PipeOut#(a)
                                                                                                                                                                              inpipe,
                                                                                                                                                                                                                                                                           (UnFun-
                                                                                                                                                                                                            Integer
                                                                                                                                    nelPipe#(1,k,a,bpc)
1.10.10 Delimited Pipes
interface Pipe::FirstLastPipe(type a)
                A pipe whose elements two-tuples of boolean values indicating first and last in a series. The ttype a indicates
                the type of the counter used.
                pipe → PipeOut#(Tuple2#(Bool,Bool))
                              The pipe of delimited elements
                start(a count) \rightarrow Action
                              Starts the series of count elements
module Pipe::mkFirstLastPipe → (FirstLastPipe#(a)
                Creates a FirstLastPipe.
struct Pipe::RangeConfig#(type a)
                The base, limit and step for mkRangePipeOut.
                {\tt xbase} 	o a
                	extbf{xlimit} 	o a
                \mathbf{xstep} \to a
interface Pipe::RangePipeIfc(type a)
                pipe \rightarrow PipeOut\#(a)
                isFirst \rightarrow Bool
                isLast \rightarrow Bool
                start(RangeConfig\#(a) cfg) \rightarrow Action
module Pipe::mkRangePipeOut → (RangePipeIfc#(a)
                Creates a Pipe of values from xbase to xlimit by xstep. Used by Memread.
```

1.10. Pipe Package

1.11 Portal Package

1.11.1 PipePortal Interface

```
\begin{tabular}{l} \textbf{interface} \ \texttt{Portal}: \textbf{:PipePortal} \ (\textit{numeric type numRequests}, \textit{numeric type numIndications}, \textit{numeric type slaveDataWidth}) \\ \textbf{messageSize} \ (\textit{Bit\#}(16) \ \textit{methodNumber}) \ \rightarrow \ \textit{Bit\#}(16) \\ \textbf{Returns the message size of the methodNumber method of the portal}. \\ \textbf{requests} \ \rightarrow \ \textit{Vector\#}(\text{numRequests}, \ \textit{PipeIn\#}(\textit{Bit\#}(\text{slaveDataWidth})))) \\ \textbf{indications} \ \rightarrow \ \textit{Vector\#}(\text{numIndications}, \ \textit{PipeOut\#}(\textit{Bit\#}(\text{slaveDataWidth})))) \\ \end{tabular}
```

1.11.2 MemPortal Interface

1.11.3 ShareMemoryPortal Interface

1.11.4 ConnectalTop Interface

```
interface Portal::ConnectalTop (numeric type addrWidth, numeric type dataWidth, type pins, numeric type numMasters)

Interface ConnectalTop is the interface exposed by the top module of a Connectal hardware design.

slave \rightarrow PhysMemSlave#(32,32)

masters \rightarrow Vector#(numMasters,PhysMemMaster#(addrWidth, dataWidth))

interrupt \rightarrow Vector#(16,ReadOnly#(Bool))

leds \rightarrow LEDS

pins \rightarrow pins
```

1.11.5 StdConnectalTop Typedef

 $\begin{tabular}{ll} \textbf{typedef} \ \texttt{Portal::StdConnectalTop} \ (numeric & type & addrWidth) & \rightarrow & Connectal-Top\#(addrWidth,64,Empty,0) \\ \hline \\ \ & \begin{tabular}{ll} \textbf{Top\#(addrWidth,64,Empty,0)} \\$

Type StdConnectalTop indicates a Connectal hardware design with no user defined pins and no user of host shared memory. The "pins" interface is Empty and the number of masters is 0.

Type StdConnectalDmaTop indicates a Connectal hardware design with no user defined pins and a single client of host shared memory. The "pins" interface is Empty and the number of masters is 1.

1.11. Portal Package

СНАРТЕ	R
TWO)

CONNECTAL EXAMPLES

2.1 Simple Example

CHAPTER

THREE

INDICES AND TABLES

- genindex
- modindex
- search

BSV PACKAGE INDEX

а AddressGenerator, 3 Arith, 3 С CtrlMux, 4 h HostInterface, 4 Leds, 5m MemPortal, 5 MemreadEngine, 5 MemTypes, 5 MMU, 9 р Pipe, 10 Portal, 14

22 Bsv Package Index

Symbols	deq() (Pipe::PipeOut method), 10
12 SGListPageShift0 (typedef in package MMU), 9	DmaDbg (interface in package MemTypes), 8
16 SGListPageShift4 (typedef in package MMU), 9	E
20 SGListPageShift8 (typedef in package MMU), 9	
32 MaxNumSGLists (typedef in package MMU), 9	enq() (Pipe::PipeIn method), 10
32 MemServerTags (typedef in package MemTypes), 5	eq (function in package Arith), 3
44 MemOffsetSize (typedef in package MemTypes), 5 6 MemTagSize (typedef in package MemTypes), 5	F
8 BurstLenSize (typedef in package MemTypes), 5	first() (Pipe::PipeOut method), 10
8 IndexWidth (typedef in package MMU), 9	FirstLastPipe (interface in package Pipe), 13
o maex with (typeder in package winte),	FunnelPipesPipelined (instance in package Pipe), 13
A	FunnelPipesPipelined (typeclass in package Pipe), 12
a) vadd (function in package Arith), 4	FunnelPipesPipelined.mkFunnelPipesPipelined (module
a) vmul (function in package Arith), 4	in package Pipe), 12
add (function in package Arith), 3	$Funnel Pipes Pipelined.mk Funnel Pipes Pipelined RR\ (model) and the property of the propert$
AddrBeat#(numeric type addrWidth) (struct in package	ule in package Pipe), 12
AddressGenerator), 3	FunnelPipesPipelined.mkUnFunnelPipesPipelined (mod-
AddressGenerator (interface in package AddressGenera-	ule in package Pipe), 13 FunnelPipesPipelined.mkUnFunnelPipesPipelinedRR
tor), 3	(module in package Pipe), 13
AddressGenerator (package), 3	(module in package 1 ipc), 13
Arith (package), 3	G
В	getInterrupt (function in package Portal), 14
Bit# (function in package Arith), 4	getInterruptVector (function in package Portal), 14
Bit#(32) SGLId (typedef in package MemTypes), 5	getMemoryTraffic() (MemTypes::DmaDbg method), 8
Bit#(TLog#(MaxNumSGLists)) RegionsIdx (typedef in	getSlave (function in package Portal), 14
package MMU), 9	H
Bit#(TLog#(MaxNumSGLists)) SGListId (typedef in	Н
package MMU), 9	HostInterface (package), 4
booland (function in package Arith), 3	1
boolor (function in package Arith), 3	
BsimHost (interface in package HostInterface), 4	isFirst() (Pipe::RangePipeIfc method), 13
C	isLast() (Pipe::RangePipeIfc method), 13
Connectable (instance in package MemTypes), 9	L
Connectable (instance in package Pipe), 11	LEDS (interface in package Leds), 5
ConnectalTop (interface in package Portal), 14	Leds (package), 5
CtrlMux (package), 4	leds() (in package Leds), 5
D	LedsWidth (typedef in package Leds), 5
	M
DataBusWidth (typedef in package HostInterface), 4	
dbg() (MemTypes::DmaDbg method), 8	mapPipe (function in package Pipe), 11

mapPipeIn (function in package Pipe), 11 MemData#(numeric type dsz) (struct in package MemTypes), 6 MemengineCmd (struct in package MemTypes), 7 MemPortal (interface in package Portal), 14 MemPortal (package), 5 MemReadClient (interface in package MemTypes), 7 MemreadEngine (package), 5 MemreadEngineV (interface in package MemTypes), 8 MemreadEngineV#(dataWidth,cmdQDepth,1) Memread- Engine#(numeric type dataWidth, numeric type cmdQDepth) (typedef in package MemTypes), 8 MemReadServer (interface in package MemTypes), 7 MemReadServer (interface in package MemTypes), 7	mkRangePipeOut (module in package Pipe), 13 mkRepeat (module in package Pipe), 12 mkSizedForkVector (module in package Pipe), 12 mkSlaveMux (module in package CtrlMux), 4 mkUnfunnel (module in package Pipe), 12 mkUnfunnelGB (module in package Pipe), 12 mkUnfunnelPipes (module in package Pipe), 13 mkUnFunnelPipesPipelinedInternal (module in package Pipe), 13 MMU (interface in package MMU), 9 MMU (package), 9 MMUAddrServer (interface in package MMU), 9 MMUAddrServer.Vector (interface in package MMU), 9 mul (function in package Arith), 3
MemreadServer (interface in package MemTypes), 8 MemRequest (struct in package MemTypes), 6	N
MemTypes (package), 5 MemWriteClient (interface in package MemTypes), 7 MemwriteEngineV (interface in package MemTypes), 8 MemwriteEngineV#(dataWidth,cmdQDepth,1)	notEmpty() (Pipe::PipeOut method), 10 notFull() (Pipe::PipeIn method), 10 NumberOfMasters (typedef in package HostInterface), 4
MemwriteEngine#(numeric type dataW-	P
idth, numeric type cmdQDepth) (typedef in package MemTypes), 8 MemWriteServer (interface in package MemTypes), 7 MemwriteServer (interface in package MemTypes), 8 messageSize() (Portal::PipePortal method), 14 mkAddressGenerator (module in package AddressGenerator), 3	PcieHost (interface in package HostInterface), 4 PhysAddrWidth (typedef in package HostInterface), 4 PhysMemMaster (interface in package MemTypes), 6 PhysMemReadClient (interface in package MemTypes), 6 PhysMemReadServer (interface in package MemTypes), 7
mkFirstLastPipe (module in package Pipe), 13	PhysMemRequest#(numeric type addrWidth) (struct in
mkForkVector (module in package Pipe), 12 mkFunnel (module in package Pipe), 12	package MemTypes), 5
mkFunnelGB1 (module in package Pipe), 12 mkFunnelGB1 (module in package Pipe), 12	PhysMemSlave (interface in package MemTypes), 6 PhysMemWriteClient (interface in package MemTypes), 6
mkFunnelPipes (module in package Pipe), 13 mkFunnelPipes1 (module in package Pipe), 13	PhysMemWriteServer (interface in package MemTypes),
mkInterruptMux (module in package CtrlMux), 4	Pipe (package), 10
mkJoin (module in package Pipe), 12	PipeIn (interface in package Pipe), 10
mkJoinBuffered (module in package Pipe), 12 mkJoinVector (module in package Pipe), 12	PipeOut (interface in package Pipe), 10
mkMapPipe (module in package Pipe), 11	PipePortal (interface in package Portal), 14
mkMemPortal (module in package MemPortal), 5	Portal (package), 14
mkMemreadEngine(MemreadEngineV (module in pack-	R
age MemreadEngine), 5 mkMemreadEngineBuff (module in package Memread- Engine), 5 mkMMU (module in package MMU), 9	RangeConfig#(type a) (struct in package Pipe), 13 RangePipeIfc (interface in package Pipe), 13 ReqTup (struct in package MMU), 9 rshift (function in package Arith), 4
mkMMUAddrServer (module in package MMU), 10	
MkPipeIn (instance in package Pipe), 11 MkPipeIn (typeclass in package Pipe), 10	S
MkPipeIn.mkPipeIn (module in package Pipe), 10	SharedMemoryPortal (interface in package Portal), 14
mkPipelinedForkVector (module in package Pipe), 13	start() (Pipe::FirstLastPipe method), 13
MkPipeOut (instance in package Pipe), 11	start() (Pipe::RangePipeIfc method), 13
MkPipeOut (typeclass in package Pipe), 10 MkPipeOut mkPipeOut (module in package Pipe), 10	StdConnectalDmaTop (typedef in package Portal), 15 StdConnectalTop (typedef in package Portal), 15
BOLK FOR STATE OF A DESCRIPTION OF THE BOAT KADE PINEL III	pastage total,

24 Index

Т

```
toCountedPipeOut (function in package Pipe), 11
ToGet (instance in package Pipe), 11
ToPipeIn (instance in package Pipe), 10, 11
ToPipeIn (typeclass in package Pipe), 10
ToPipeIn.toPipeIn (function in package Pipe), 10
ToPipeOut (instance in package Pipe), 10, 11
ToPipeOut (typeclass in package Pipe), 10
ToPipeOut.toPipeOut (function in package Pipe), 10
ToPut (instance in package Pipe), 11
```

U

unvectorPipeOut (function in package Pipe), 11

V

```
Vector#(j,PipeOut#(a)) FunnelPipe#(numeric type j, numeric type k, type a, numeric type bitsPerCycle) (typedef in package Pipe), 12

Vector#(k,PipeOut#(a)) UnFunnelPipe#(numeric type j, numeric type k, type a, numeric type bitsPerCycle) (typedef in package Pipe), 12
```

Ζ

zipPipeOut (function in package Pipe), 11 ZynqHost (interface in package HostInterface), 4

Index 25