Xiaoyuan Liu

Undergraduate in Computer Science

Email: lxy9843@sjtu.edu.cn Tel: (+86) 132 6229 0218

Home Page: https://littleround.cn/about/

Education	Shanghai Jiao Tong University, China	Sept 2016 ~ Present	
	Honors Bachelor of Science (B.Sc. Hons) in Computer Science	June	e 2020(expected)
	Member of <u>ACM Class</u> , which is an elite CS program for top 5% talented students.		
Research	Instruction level parallelism for CPU and compilers.		
Interests	Reinforcement learning methods for dialogue policy learning.		
Research	<u>SITU SpeechLab</u> – Dialogue group	July 2018 ∼ Present	
Experience	Shanghai Jiao Tong University		
	Undergraduate Researcher advised by Prof. Kai Yu .		
Teaching	CS151 C++ Programming (A)	Teaching	Fall 2017
Experience	https://acm.sjtu.edu.cn/wiki/Programming_2017	Assistant	1 all 2017
	CS147 <u>Data Structures</u>	Teaching	Spring 2018
	https://acm.sjtu.edu.cn/wiki/Data_Structures_2018	Assistant	opring 2010
	MS106 Principle and Practice of Computer Algorithms	Student	Summer 2018
	https://acm.sjtu.edu.cn/wiki/PPCA_2018	Instructor	Summer 2016
Honors and Awards	The 32th China's National Olympiad in Informatics (NOI) Silver Medal		2015
	Zhiyuan Honorary Scholarship	2016 & 2017 & 2018	
	KoGuan Encouragement Scholarship		2017
	Student Council Vice President		2017
	Academic Excellence Scholarship		2017 & 2018
	Excellent League Cadre		2018
	Outstanding Student Cadre		2018
Highlighted	QuPlayground https://camelop.github.io/QuPlayground/		
Projects	A visual quantum circuit simulator to help testing quantum computations.		
	Compiler 2018 https://github.com/camelon/MxStaro		

Compiler 2018 https://github.com/camelop/MxStaro

Compiles C-and-Java-like language (Mx*) to NASM.

SpeechLab-Tone-Classification https://github.com/camelop/Speechlab-Tone-Classification

Classify tones of single Chinese characters by their f0/energy sequences.

<u>Tensorwolf</u> https://github.com/camelop/tensorwolf

Coursework about building a simple machine learning system.

RISC-V CPU https://github.com/camelop/lr_riscv_cpu

A RISC-V CPU implemented in Verilog HDL with modified Tomasulo structure.

<u>Ticket Booking System</u> https://github.com/camelop/UTJS

A train ticket booking system with GUI. (team project)