








DESIGN INTENT: panel covers the 30x30 mm Core1106; the carrier aperture clears underside parts. The modelled top envelope is about 2.6 mm, leaving -0.6 mm nominal in a 3.2 mm cavity. Specify inside-corner radius ≤ 0.75 mm and validate solder standoff, display fit, and thermals on first article.

DISPLAY FIRMWARE: RGB666 data D0-D17 plus CLK/DE/H SYNC/V SYNC. ST7789V serial setup uses SDA/SCL/D-C/RESET; RGB-mode C5 and TE are intentionally not connected. Initial timing target: -17 Mhz pixel clock, HS 30/HBP 30/HFP 60, VS 4/VBP 4/VFP 8; validate against the exact panel lot