







网口




### VCC\_PHY0\_IO Voltage Config



## PHY Address Config




**Pull-up for additional 2ns delay to RXC for data latching**




**Pull-up for additional 2ns delay to TXC for data latching**



### Pull-up to disable PLL @ ALDPS mode(Low power mode)



| RGMII Power Source     | CFG_EXT | CFG_LDO(1:0) |   |
|------------------------|---------|--------------|---|
| External 3.3V(default) | 1'b1    | 2'b00        | CFG_EXT:<br>1:External Power Source for IO pad.<br>0:Integrated LDO for IO pad<br><br>CFG_LDO(1:0):<br>10:1.8V<br>00:3.3V |
| External 1.8V          | 1'b1    | 2'b10        |   |
| Internal 1.8V          | 1'b0    | 2'b10        |   |



|     |            |      |      |            |
|-----|------------|------|------|------------|
| 原理图 | Schematic2 |      | 更新日期 | 2024-07-28 |
|     |            |      | 创建日期 | 2024-06-20 |
| 图页  | P3         |      | 物料编码 |            |
| 绘制  | CABLE_TEST |      |      |            |
| 审阅  |            |      |      |            |
|     |            |      |      |            |
|     |            | 版本   | 尺寸   | 页 3 共 4    |
|     |            | V1.0 | A4   | 嘉立创EDA     |