### nRF52811 **Rev 1**

Errata v1.1



### Contents

1	nRF52811 Rev 1 Errata.	3
2	Change log.	. 4
3	New and inherited anomalies.	5
	3.1 [15] POWER: RAM[x].POWERSET/CLR read as zero	
	3.2 [20] RTC: Register values are invalid	6
	3.3 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset	7
	3.4 [36] CLOCK: Some registers are not reset when expected	7
	3.5 [66] TEMP: Linearity specification not met with default settings	8
	3.6 [68] CLOCK: EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	. 9
	3.7 [77] CLOCK: RC oscillator is not calibrated when first started	. 9
	3.8 [81] GPIO: PIN_CNF is not retained when in debug interface mode	10
	3.9 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction	10
	3.10 [88] WDT: Increased current consumption when configured to pause in System ON idle	10
	3.11 [136] System: Bits in RESETREAS are set when they should not be	11
	3.12 [155] GPIOTE: IN event may occur more than once on input edge	12
	3.13 [156] GPIOTE: Some CLR tasks give unintentional behavior	12
	3.14 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect	13
	3.15 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out	13
	3.16 [179] RTC: COMPARE event is generated twice from a single RTC compare match	14
	3.17 [183] PWM: False SEQEND[0] and SEQEND[1] events	14
	3.18 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted	
		15
	3.19 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1	15
	3.20 [213] WDT: WDT configuration is cleared when entering system OFF	16
	3.21 [217] RAM: RAM calibration values are not correctly loaded from FICR at reset	16
	3.22 [219] TWIM: I2C timing spec is violated at 400 kHz.	17



4454\_136 v1.1 ii

### 1 nRF52811 Rev 1 Errata

This Errata document contains anomalies for the nRF52811 chip, revision Rev 1 (QFAA-Ax0, QCAA-Ax0, CAAA-Ax0).

The document indicates which anomalies are fixed, inherited, or new compared to revision Engineering A nRF52811.



### 2 Change log

See the following list for an overview of changes from previous versions of this document.

Version	Date	Change
nRF52811 Rev 1 v1.1	12.09.2019	<ul> <li>Updated: No. 156. "Some CLR tasks give unintentional behavior"</li> <li>Added: No. 213. "WDT configuration is cleared when entering system OFF"</li> <li>Added: No. 217. "RAM calibration values are not correctly loaded from FICR at reset"</li> <li>Added: No. 219. "I2C timing spec is violated at 400 kHz"</li> </ul>
nRF52811 Rev 1 v1.0	31.01.2019	<ul> <li>Added: No. 15. "RAM[x].POWERSET/CLR read as zero"</li> <li>Added: No. 20. "Register values are invalid"</li> <li>Added: No. 31. "Calibration values are not correctly loaded from FICR at reset"</li> <li>Added: No. 36. "Some registers are not reset when expected"</li> <li>Added: No. 66. "Linearity specification not met with default settings"</li> <li>Added: No. 68. "EVENTS_HFCLKSTARTED can be generated before HFCLK is stable"</li> <li>Added: No. 77. "RC oscillator is not calibrated when first started"</li> <li>Added: No. 81. "PIN_CNF is not retained when in debug interface mode"</li> <li>Added: No. 83. "STOPPED event occurs twice if the STOP task is triggered during a transaction"</li> <li>Added: No. 88. "Increased current consumption when configured to pause in System ON idle"</li> <li>Added: No. 136. "Bits in RESETREAS are set when they should not be"</li> <li>Added: No. 155. "IN event may occur more than once on input edge"</li> <li>Added: No. 173. "Writes to LATCH register take several CPU cycles to take effect"</li> <li>Added: No. 176. "Flash erase through CTRL-AP fails due to watchdog time-out"</li> <li>Added: No. 179. "COMPARE event is generated twice from a single RTC compare match"</li> <li>Added: No. 183. "False SEQEND[0] and SEQEND[1] events"</li> <li>Added: No. 184. "Erase or write operations from the external debugger fail when CPU is not halted"</li> <li>Added: No. 210. "Bits in GPIO LATCH register are incorrectly set to 1"</li> </ul>



### 3 New and inherited anomalies

The following anomalies are present in revision Rev 1 of the nRF52811 chip.

ID	Module	Description	Inherited from Engineering A nRF52811
15	POWER	RAM[x].POWERSET/CLR read as zero	X
20	RTC	Register values are invalid	X
31	CLOCK	X	
36	CLOCK Some registers are not reset when expected		
66	TEMP	Linearity specification not met with default settings	X
68	CLOCK	EVENTS_HFCLKSTARTED can be generated before HFCLK is stable	X
77	CLOCK	RC oscillator is not calibrated when first started	Х
81	GPIO	PIN_CNF is not retained when in debug interface mode	Х
83	TWIS	STOPPED event occurs twice if the STOP task is triggered during a transaction	Х
88	WDT	Increased current consumption when configured to pause in System ON idle	Х
136	System	Bits in RESETREAS are set when they should not be	Х
155	GPIOTE	IN event may occur more than once on input edge	Х
156	GPIOTE	Some CLR tasks give unintentional behavior	Х
173	GPIO	Writes to LATCH register take several CPU cycles to take effect	Х
176	System	Flash erase through CTRL-AP fails due to watchdog time-out	Х
179	RTC	COMPARE event is generated twice from a single RTC compare match	X
183	PWM	False SEQEND[0] and SEQEND[1] events	Х
184	NVMC	Erase or write operations from the external debugger fail when CPU is not halted	Х
210	GPIO	Bits in GPIO LATCH register are incorrectly set to 1	Х
213	WDT	WDT configuration is cleared when entering system OFF	X
217	RAM	RAM calibration values are not correctly loaded from FICR at reset	X
219	TWIM	I2C timing spec is violated at 400 kHz	X

Table 1: New and inherited anomalies



### 3.1 [15] POWER: RAM[x].POWERSET/CLR read as zero

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

RAM[x].POWERSET and RAM[x].POWERCLR read as zero, even though the RAM is on.

#### **Conditions**

Always.

#### Consequences

Not possible to read the RAM state using RAM[x].POWERSET and RAM[x].POWERCLR registers. Write works as it should.

#### Workaround

Use RAM[x].POWER to read the state of the RAM.

### 3.2 [20] RTC: Register values are invalid

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

RTC registers will not contain the correct/expected value if read.

#### **Conditions**

The RTC has been idle.

#### Consequences

RTC configuration cannot be determined by reading RTC registers.

#### Workaround

Execute the below code before you use RTC.

```
NRF_CLOCK->EVENTS_LFCLKSTARTED = 0;
NRF_CLOCK->TASKS_LFCLKSTART = 1;
while (NRF_CLOCK->EVENTS_LFCLKSTARTED == 0) {}
NRF_RTCO->TASKS_STOP = 0;
```



### 3.3 [31] CLOCK: Calibration values are not correctly loaded from FICR at reset

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

RCOSC32KICALLENGTH is initialized with the wrong FICR value.

#### **Conditions**

Always.

#### Consequences

RCOSC32KICALLENGTH default value is wrong.

#### Workaround

Execute the following code after reset:

```
*(volatile uint32_t *)0x4000053C = ((*(volatile uint32_t *)0x10000244) & 0x0000E000) >> 13;
```

This code is already present in the latest system\_nrf52.c file.

# 3.4 [36] CLOCK: Some registers are not reset when expected

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

After watchdog timeout reset, CPU lockup reset, soft reset, or pin reset, the following CLOCK peripheral registers are not reset:

- CLOCK->EVENTS\_DONE
- CLOCK->EVENTS CTTO
- CLOCK->CTIV

#### **Conditions**

After watchdog timeout reset, CPU Lockup reset, soft reset, and pin reset.



Register reset values might be incorrect. It may cause undesired interrupts in case of enabling interrupts without clearing the DONE or CTTO events.

#### Workaround

Clear affected registers after reset. This workaround has already been added into system\_nrf52.c file. This workaround has already been added into system\_nrf52840.c file present in MDK 8.11.0 or later.

### 3.5 [66] TEMP: Linearity specification not met with default settings

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

TEMP module provides non-linear temperature readings over the specified temperature range.

#### **Conditions**

Always.

#### Consequences

TEMP module returns out of spec temperature readings.

#### Workaround

Execute the following code after reset:

```
NRF TEMP->A0 = NRF FICR->TEMP.A0;
NRF TEMP->A1 = NRF FICR->TEMP.A1;
NRF TEMP->A2 = NRF FICR->TEMP.A2;
NRF TEMP->A3 = NRF FICR->TEMP.A3;
NRF TEMP->A4 = NRF FICR->TEMP.A4;
NRF_TEMP->A5 = NRF_FICR->TEMP.A5;
NRF TEMP->B0 = NRF FICR->TEMP.B0;
NRF TEMP->B1 = NRF FICR->TEMP.B1;
NRF_TEMP->B2 = NRF_FICR->TEMP.B2;
NRF TEMP->B3 = NRF FICR->TEMP.B3;
NRF TEMP->B4 = NRF FICR->TEMP.B4;
NRF TEMP->B5 = NRF FICR->TEMP.B5;
NRF TEMP->T0 = NRF FICR->TEMP.T0;
NRF TEMP->T1 = NRF FICR->TEMP.T1;
NRF_TEMP->T2 = NRF_FICR->TEMP.T2;
NRF_TEMP->T3 = NRF_FICR->TEMP.T3;
NRF TEMP->T4 = NRF FICR->TEMP.T4;
```

This code is already present in the latest system\_nrf52.c file and in the system\_nrf52840.c file released in MDK 8.12.0.



### 3.6 [68] CLOCK: EVENTS\_HFCLKSTARTED can be generated before HFCLK is stable

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

EVENTS HFCLKSTARTED may come before HFXO is started.

#### **Conditions**

When using a 32 MHz crystal with start-up longer than 400 μs.

#### Consequences

Performance of radio and peripheral requiring HFXO will be degraded until the crystal is stable.

#### Workaround

32 MHz crystal oscillator startup time must be verified by the user. If the worst-case startup time is shorter than 400  $\mu$ s, no workaround is required. If the startup time can be longer than 400  $\mu$ s, the software must ensure, using a timer, that the crystal has had enough time to start up before using peripherals that require the HFXO. The Radio requires the HFXO to be stable before use. The ADC, TIMERs, and TEMP sensor for example can use the HFXO as a reference for improved accuracy.

### 3.7 [77] CLOCK: RC oscillator is not calibrated when first started

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

The LFCLK RC oscillator frequency can have a frequency error of up to -25 to +40% after reset. A +/-2% error is stated in the Product Specification.

#### **Conditions**

Always.

#### Consequences

The LFCLK RC oscillator frequency is inaccurate.

#### Workaround

Calibrate the LFCLK RC oscillator before its first use after a reset.



### 3.8 [81] GPIO: PIN\_CNF is not retained when in debug interface mode

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

GPIO pin configuration is reset on wakeup from System OFF.

#### **Conditions**

The system is in debug interface mode.

#### Consequences

GPIO state unreliable until PIN\_CNF is reconfigured.

## 3.9 [83] TWIS: STOPPED event occurs twice if the STOP task is triggered during a transaction

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

STOPPED event is set after clearing it.

#### **Conditions**

The STOP task is triggered during a transaction.

#### Consequences

STOPPED event occurs twice: When the STOP task is fired and when the master issues a stop condition on the bus. This could provoke an extra interrupt or a failure in the TWIS driver.

#### Workaround

The last STOPPED event must be accounted for in software.

# 3.10 [88] WDT: Increased current consumption when configured to pause in System ON idle

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.



#### **Symptoms**

Using the mode where watchdog is paused in CPU Idle, the current consumption jumps from 3  $\mu A$  to 400  $\mu A$ .

#### **Conditions**

When we enable WDT with the CONFIG option to pause when CPU sleeps:

```
NRF_WDT->CONFIG = (WDT_CONFIG_SLEEP_Pause<<WDT_CONFIG_SLEEP_Pos);</pre>
```

#### Consequences

Reduced battery life.

#### Workaround

Do not enter System ON IDLE within 125 µs after reloading the watchdog.

### 3.11 [136] System: Bits in RESETREAS are set when they should not be

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

After pin reset, RESETREAS bits other than RESETPIN might also be set.

#### **Conditions**

A pin reset has triggered.

#### Consequences

If the firmware evaluates RESETREAS, it might take the wrong action.

#### Workaround

When RESETREAS shows a pin reset (RESETPIN), ignore other reset reason bits.

**Important:** RESETREAS bits must be cleared between resets.

Apply the following code after any reset:

```
if (NRF_POWER->RESETREAS & POWER_RESETREAS_RESETPIN_Msk) {
   NRF_POWER->RESETREAS = ~POWER_RESETREAS_RESETPIN_Msk;
}
```

This workaround is implemented in MDK version 8.13.0 and later.



### 3.12 [155] GPIOTE: IN event may occur more than once on input edge

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### Symptoms

IN event occurs more than once on an input edge.

#### **Conditions**

Input signal edges are closer together than 1.3 µs or >= 750 kHz for a periodic signal.

#### Consequences

Tasks connected through PPI or SHORTS to this event might be triggered twice.

#### Workaround

Apply the following code when any GPIOTE channel is configured to generate an IN event on edges that can occur within 1.3 µs of each other:

```
*(volatile uint32_t *)(NRF_GPIOTE_BASE + 0x600 + (4 * GPIOTE_CH_USED)) = 1;
```

Important: A clock is kept on by the workaround and must be reverted to avoid higher current consumption when GPIOTE is not in use, using the following code:

```
*(volatile uint32 t *)(NRF GPIOTE BASE + 0 \times 600 + (4 * GPIOTE CH USED)) = 0;
```

### 3.13 [156] GPIOTE: Some CLR tasks give unintentional behavior

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

One of the following symptoms may occur:

- Current consumption is high when entering IDLE.
- Latency for detection changes on inputs connected to GPIOTE channels is becoming longer than expected.

#### **Conditions**

4454\_136 v1.1

The following tasks are in use:

12



Address	GPIOTE task
0x060	TASKS_CLR[0]
0x068	TASKS_CLR[2]
0x070	TASKS_CLR[4]
0x078	TASKS_CLR[6]

Experiencing high current consumption during System ON Idle, or too long time from external event to internal triggering of PPI event and/or IRQ from GPIOTE.

#### Workaround

Instead of using TASKS\_CLR[n], set CONFIG[n].POLARITY to HiToLo and trigger TASKS\_OUT[n], with n = 0, 2, 4, 6.

# 3.14 [173] GPIO: Writes to LATCH register take several CPU cycles to take effect

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

A bit in the LATCH register reads '1' even after clearing it by writing '1'.

#### **Conditions**

Reading the LATCH register right after writing to it.

#### Consequences

Old value of the LATCH register is read.

#### Workaround

Have at least 3 CPU cycles of delay between the write and the subsequent read to the LATCH register. This can be achieved by having 3 dummy reads to the LATCH register.

## 3.15 [176] System: Flash erase through CTRL-AP fails due to watchdog time-out

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

Full flash erase through CTRL-AP is not successful.



#### **Conditions**

WDT is enabled.

#### Consequences

Flash is not erased. If the device has a WDT time-out less than 1 ms and is readback-protected through UICR.APPROTECT, there is a risk of permanently preventing the erasing of the flash.

#### Workaround

Try again.

# 3.16 [179] RTC: COMPARE event is generated twice from a single RTC compare match

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### Symptoms

Tasks connected to RTC COMPARE event through PPI are triggered twice per compare match.

#### **Conditions**

RTC registers are being accessed by CPU while RTC is running.

#### Consequences

Tasks connected to RTC COMPARE event through PPI are triggered more often than expected.

#### Workaround

Do not access the RTC registers, including the COMPARE event register, from CPU while waiting for the RTC COMPARE event. Note that CPU interrupt from this event can still be enabled.

### 3.17 [183] PWM: False SEQEND[0] and SEQEND[1] events

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

False SEQEND[0] and SEQEND[1] events are being generated.

#### **Conditions**

Any of the LOOPSDONE\_SEQSTARTn shortcuts are enabled. LOOP register is non-zero and sequence 1 is one value long.





SEQEND[0] and SEQEND[1] events might falsely trigger other tasks if these are routed through the PPI.

#### Workaround

Avoid using the LOOPSDONE\_SEQSTARTn shortcuts, when LOOP register is non-zero and sequence 1 is one value long.

# 3.18 [184] NVMC: Erase or write operations from the external debugger fail when CPU is not halted

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

The erase or write operation fails or takes longer time than specified.

#### **Conditions**

NVMC erase or write operation initiated using an external debugger. CPU is not halted.

#### Consequences

The NVMC erase or write operation fails or takes longer time than specified.

#### Workaround

Halt the CPU by writing to DHCSR (Debug Halting Control and Status Register) before starting NVMC erase or write operation from the external debugger. See the ARM infocenter to get the details of the DHCSR register.

Programming tools provided by Nordic Semiconductor comply with this.

# 3.19 [210] GPIO: Bits in GPIO LATCH register are incorrectly set to 1

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

The GPIO.LATCH[n] register is unexpectedly set to 1 (Latched).

#### **Conditions**

Set GPIO.PIN\_CNF[n].SENSE at low level (3) at the same time as PIN\_CNF[n].INPUT is set to Connect (0).



The GPIO.LATCH[n] register is set to 1 (Latched). This could have side effects, depending on how the chip is configured to use this LATCH register.

#### Workaround

Always configure PIN\_CNF[n].INPUT before PIN\_CNF[n].SENSE.

## 3.20 [213] WDT: WDT configuration is cleared when entering system OFF

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

WDT configuration has been cleared when device wakes from System OFF.

#### **Conditions**

Always.

#### Consequences

WDT does not resume function as expected.

#### Workaround

Reconfigure WDT after wake-up from System OFF.

# 3.21 [217] RAM: RAM calibration values are not correctly loaded from FICR at reset

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

RAM calibration value is initialized to the wrong value.

#### **Conditions**

Always.

#### Consequences

Statistical margin to data retention failure when retaining RAM in System OFF is lower than intended for high temperature operating conditions.

**Note:** This failure has not been reported or reproduced under test at the time of publication.



#### Workaround

Apply the following code after any reset:

```
*(volatile uint32_t *)0x40000EE4ul |= 0x0000000Ful;
```

This workaround is implemented in nRF MDK v8.25.0 and later.

### 3.22 [219] TWIM: I2C timing spec is violated at 400 kHz

This anomaly applies to IC Rev. Rev 1, build codes QFAA-Ax0, QCAA-Ax0, CAAA-Ax0.

It was inherited from the previous IC revision Engineering A nRF52811.

#### **Symptoms**

The low period of the SCL clock is too short to meet the I2C specification at 400 kHz. The actual low period of the SCL clock is 1.25  $\mu$ s while the I2C specification requires the SCL clock to have a minimum low period of 1.3  $\mu$ s.

#### **Conditions**

Using TWIM at 400 kHz.

#### Consequences

TWI communication might not work at 400 kHz with I2C compatible devices.

#### Workaround

If communication does not work at 400 kHz with an I2C compatible device that requires the SCL clock to have a minimum low period of 1.3  $\mu$ s, use 390 kHz instead of 400kHz by writing 0x06200000 to the FREQUENCY register. With this setting, the SCL low period is greater than 1.3  $\mu$ s.

