

# **QUARTUS 9 SP2**


## **AULA 2 PARTE 1**

Monitoria de Sistemas Digitais

04/12/13


# Vetores

- Número Decimal para Binário
  - Resto das divisões sucessivas



# Vetores

- Número Binário para Decimal
  - Resto das divisões sucessivas



Índices do Vetor		[4]	[3]	[2]	[1]	[0]
		SINAL	$2^4$	$2^3$	$2^2$	$2^1$
Bits		0	0	1	1	0
		+	$0 +$	$4 +$	$2 +$	$0 = 6$

$$(0110)_2 = 0_{(3)}1_{(2)}1_{(1)}0_{(0)}$$


Decimal

$$0 \cdot 2^3 + 1 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 0 + 1 \cdot 4 + 1 \cdot 2 + 0 = 4 + 2 = (6)_{10}$$

# Vetores

- Número Binário para Decimal
  - Representação do Sinal

Quem define é você  
Mas todo número tem  
sinal!



		[4]	[3]	[2]	[1]	[0]
		SINAL	$2^4$	$2^2$	$2^1$	$2^0$
		1	0	1	1	0
		-	$0 +$	$4 +$	$2 +$	$0 = -6$

$$(0110)_2 = 0_{(3)}1_{(2)}1_{(1)}0_{(0)}$$

$$0 \cdot 2^3 + 1 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 0 + 1 \cdot 4 + 1 \cdot 2 + 0 = 4 + 2 = (-6)_{10}$$

# Vetores

- Número Binário para Decimal
  - Número maior?


Quem define é você



	[5]	[4]	[3]	[2]	[1]	[0]
	SINAL	$2^5$	$2^4$	$2^2$	$2^1$	$2^0$
	1	1	0	1	1	0
	-	16	0 +	4 +	2 +	0 = - 22

$$(0110)_2 = 0_{(3)}1_{(2)}1_{(1)}0_{(0)}$$

$$0 \cdot 2^3 + 1 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 0 + 1 \cdot 4 + 1 \cdot 2 + 0 = 4 + 2 = (-6)_{10}$$




Todo número tem sinal?

# Vetores

- Melhor organizando
  - Sinal a parte

Sinal!  
Tratado em separado




	[5]	[4]	[3]	[2]	[1]	[0]
	$2^n \dots$	$2^3$	$2^2$	$2^1$	$2^0$	SINAL
	1	0	1	1	0	1
	$1 \cdot 2^n +$	$0 +$	$4 +$	$2 +$	0 = -6	

$$(0110)_2 = 0_{(3)}1_{(2)}1_{(1)}0_{(0)}$$


$$0 \cdot 2^3 + 1 \cdot 2^2 + 1 \cdot 2^1 + 0 \cdot 2^0 = 0 + 1 \cdot 4 + 1 \cdot 2 + 0 = 4 + 2 = (-6)_{10}$$





# Exercício 1:

- Criar por vetor, utilize BDF
  - IN:
    - Vetor que representa de + 1 até -1.
  - LOGICA:
    - Inverta o valor de cada bit do módulo (exceto o sinal).
  - OUT:
    - Vetor que possa representar de +3 até -3
    - Sinal em “fio” separado.








Parte 2:  
Compilando!

A decorative blue wavy line with a gradient, flowing from the bottom left towards the bottom right, positioned below the text.

1. Construir por BDF

1.  $(A \wedge B)$  : AND2 (compilar)



Select the design files you want to include in the project. Click Add All to add all design files in the project directory to the project. Note: you can always add design files to the project later.

File name:

File name	Type	Library	Design
-----------	------	---------	--------

Specify the path names of any non-default libraries.

## New Project Wizard: Family &amp; Device Settings [page 3 of 5]

Select the family and device you want to target for compilation.

Device family:

Cyclone II

Cyclone II

Cyclone III

Cyclone IV E

Cyclone IV GX

MAX II

MAX3000A

MAX7000AE

MAX7000B

MAX7000S

Available device:

Stratix

Stratix II

Name

Core V...

EP2C70F672C6

1.2V

EP2C70F672C7

1.2V

EP2C70F672C8

1.2V

EP2C70F672I8

1.2V

EP2C70F896C6

1.2V

EP2C70F896C7

1.2V

EP2C70F896C8

1.2V

EP2C70F896I8

1.2V

Companion device:

HardCopy:

☒ Limit DSP & RAM to HardCopy device

## ADICIONAR NOVAS BIBLIOTECAS E ESQUEMAS (RDE) ENTRE ALUNOS

## New Project Wizard: EDA Tool Settings [page 4 of 5]

Specify the other EDA tools -- in addition to the Quartus II software -- used with the project.

Design Entry/Synthesis

Tool name: &lt;None&gt;

Format:

☐ Run this tool automatically to synthesize the current design

Simulation

Tool name: &lt;None&gt;

Format:

☐ Run gate-level simulation automatically after compilation

Timing Analysis

Tool name: &lt;None&gt;


Format:

☐ Run this tool automatically after compilation

Next &gt;

Finish

Cancel






Block1.bdf

Symbol

Libraries:



Name:

and2

☒ Repeat-insert mode


☐ Insert symbol as block

☐ Launch MegaWizard Plug-In


MegaWizard Plug-In Manager...



OK

Cancel







Block1.bdf





Agora sim : **Compilando...**












### Flow Summary









- |                               |  |
|-------------------------------|--|
| Flow Status                   | Successful - Tue Dec 03 00:08:53 2013        |
| Quartus II Version            | 9.1 Build 350_03/24/2010 SP 2 SJ Web Edition |
| Revision Name                 | aula1  |
| Top-level Entity Name         | Vetor  |
| Family                        | Cyclone II                                   |
| Device                        | EP2C70F896-6                                 |
| Timing Models                 | Final  |
| Met timing requirements       | Yes  |
| Total logic elements          | 0 / 68,416 (0 %)                             |
| Total combinational functions | 0 / 68,416 (0 %)                             |
| Dedicated logic registers     | 0 / 68,416 (0 %)                             |
| Total registers               | 0  |
| Total pins                    | 6 / 622 (< 1 %)                              |

## Timing Analyzer Summary


Type	Slack	Required Time	Actual Time	From	To	From Clock	To Clock	Failed Paths
1 Worst-case tpd	N/A	None	8.812 ns	A[0]			--	0
2 Total number of failed paths								0

- Legal Notice
- Flow Summary
- Flow Settings
- Flow Non-Default Global Se
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
- Fitter
- Assembler
- Timing Analyzer
  - Summary
  - Settings
  - Parallel Compilation
  - tpd
  - Messages

Type	Message
	Critical Warning: No exact pin location assignment(s) for 6 pins of 6 total pins
	Info: Pin Sinal not assigned to an exact location on the device
	Info: Pin A[1] not assigned to an exact location on the device
	Info: Pin A[2] not assigned to an exact location on the device
	Info: Pin P[1] not assigned to an exact location on the device
	Info: Pin P[0] not assigned to an exact location on the device
	Info: Pin A[0] not assigned to an exact location on the device
System (3) / Processing (60) / Extra Info / Info (51) / Warning (8) / <b>Warning (1)</b> / Unexpressed (6) / Flag /	

Type	Message
	Warning: Pin "P[1..0]" is missing source
	Warning: Primitive "NOT" of instance "inst" not used
	Warning: Primitive "NOT" of instance "inst1" not used
	Warning: Output pins are stuck at VCC or GND
	Warning: Design contains 2 input pin(s) that do not drive logic
	Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
	Warning: Found 3 output pins without output pin load capacitance assignment
	Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.






Alterando Top level  
Aqui

Altera aqui





Block1.bdf

Compilation Report - Flow Summary

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Se

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler


Timing Analyzer

Flow Summary


Flow Status	Successful - Tue Dec 03 00:08:53 2013
Quartus II Version	9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name	aula1
Top-level Entity Name	Vetor
Family	Cyclone II
Device	EP2C70F896C
Timing Models	Final
Met timing requirements	Yes
Total logic elements	0 / 68,416 ( 0 % )
Total combinational functions	0 / 68,416 ( 0 % )
Dedicated logic registers	0 / 68,416 ( 0 % )
Total registers	0
Total pins	6 / 622 ( < 1 % )
Total virtual pins	0
Total memory bits	0 / 1,152,000 ( 0 % )
Embedded Multiplier 9-bit elements	0 / 300 ( 0 % )
Total PLLs	0 / 4 ( 0 % )



## Exercício 2


1. Construir por BDF
  1.  $(A \wedge B)$  OR2 (NÃO Compilar)
2. Adicionar ao projeto:
  1. o vetor construído





# Parte 3: Debugando













Insert Node or Bus ✕

Name:

Type:

Value type:

Radix:

Bus width:


Start index:


☐ Display gray code count as binary count


OK

Cancel


Node Finder...







Set Top Level



Problemas!!




Não Compilado

# Node Finder




Named: \* Filter: Pins: all Customize... List  OK

Look in: [E] ... ☒ Include subentities Stop Cancel

Nodes Found:

Name	Assignments
 F	Unassigned
 IN	Unassigned
 IN1	Unassigned

Selected Nodes:

Name	Assignments
 EIF	Unassigned
 EIIN	Unassigned
 EIIN1	Unassigned

>  
>>  
<  
<<

Insert Node or Bus

Name:

Type:

Value type:

Radix:

Bus width:


Start index:


☐ Display gray code count as binary count

OK

Cancel

Node Finder...





# Tabela verdade vs. Frequência

A	B	C
0	0	0
0	0	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1

Block1.bdf

Compilation Report

Legal Notice

Flow Summary

Flow Settings

Flow Non-Default Global Se

Flow Elapsed Time

Flow OS Summary

Flow Log

Analysis & Synthesis

Fitter

Assembler

Timing Analyzer

Compilation Report - Flow Summary

Flow Summary

Flow Status

Successful - Tue Dec 03 00:08:53 2013

Quartus II Version

9.1 Build 350 03/24/2010 SP 2 SJ Web Edition

Revision Name

aula1

Top-level Entity Name

Vetor

Family

Cyclone II

Device

EP2C70F896C6

Timing Models

Final

Met timing requirements

Yes

Total logic elements

0 / 68,416 ( 0 % )

Total combinational functions

0 / 68,416 ( 0 % )

Dedicated logic registers

0 / 68,416 ( 0 % )

Total registers

0

Total pins


6 / 622 ( < 1 % )

Timing Analyzer

Timing Analyzer Summary

	Type	Slack	Required Time	Actual Time	From	To	From Clock	To Clock	Failed Paths	
1	Worst-case tpd	N/A	None	8.812 ns				~	0	
2	Total number of failed paths								0	





or Bus "F" failed. Duplicated nodes are not inserted  
or Bus "IN" failed. Duplicated nodes are not inserted  
or Bus "IN1" failed. Duplicated nodes are not inserted  
or Bus "IN2" failed. Duplicated nodes are not inserted

Info (51) Warning (3) Critical Warning (1) Error Supp

tion:

Count Value

Counting Timing

Start time: 0 ps

End time: 1.0 us

Transitions occur

☐ Relative to clock settings:

☐ Positive edge



☐ Negative edge

☒ At absolute times:

Count every: 10.0 ns

Multiplied by: 1

OK Cancelar



Count Value

Counting Timing

Start time: 0 ps

End time: 1.0 us

Transitions occur

☐ Relative to clock settings:

☐ Positive edge


☐ Negative edge


☒ At absolute times:



Count every: 20.0 ns



Multiplied by: 1

OK Cancelar









### Simulator Tool

Simulation mode: Timing Generate Functional Simulation Netlist

Simulation input: **Functional** ... Add Multiple

Simulation period

☒ Run simulation until all vector stimuli are used

☐ End simulation at: 100 ns

Simulation options

☒ Automatically add pins to simulation output waveforms

☐ Check outputs Waveform Comparison Settings...

☐ Setup and hold time violation detection

☐ Glitch detection: 1.0 ns

☒ Overwrite simulation input file with simulation results


☐ Signal Activity File: ...


☐ Generate CD File: ...

0 %



00:00:00

Start STOP Stop Open Report
















Exercício 3:


Compilar, debugar  
(A V B)




# Parte 4: Pinagem

- 1 - Marrom - Data
- 2 - Laranja - Command
- 3 - Cinza - Vibration
- 4 - Preto - GND
- 5 - Vermelho - + Vcc
- 6 - Amarelo - ATT
- 7 - Azul - Clock













```

set location assignment PIN_AA23 -to SW[0]
set location assignment PIN_AB26 -to SW[1]
set location assignment PIN_AB25 -to SW[2]
set location assignment PIN_AC27 -to SW[3]
set location assignment PIN_AC26 -to SW[4]
set location assignment PIN_AC24 -to SW[5]
set location assignment PIN_AC23 -to SW[6]
set location assignment PIN_AD25 -to SW[7]
set location assignment PIN_AD24 -to SW[8]
set location assignment PIN_AE27 -to SW[9]
set location assignment PIN_W5 -to SW[10]
set location assignment PIN_V10 -to SW[11]
set location assignment PIN_U9 -to SW[12]
set location assignment PIN_T9 -to SW[13]
set location assignment PIN_L5 -to SW[14]
set location assignment PIN_L4 -to SW[15]
set location assignment PIN_L7 -to SW[16]
set location assignment PIN_L8 -to SW[17]

```



Filter: Pins: all

	Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
1	 IN1	Input	IOBANK_1	1		3.3-V LVTTL (default)	
2	 IN2	Input				3.3-V LVTTL (default)	
3	 OUT	Output				3.3-V LVTTL (default)	
4	<<new node>>						



med: [ ] << Edit: [X] [✓] IOBANK\_7

Node Name	Direction	IOBANK	Value	Level	Level
IN1	Input	IOBANK_7	7	3.3-V LVTTTL (default)	
IN2	Input			3.3-V LVTTTL (default)	
OUT	Output			3.3-V LVTTTL (default)	

← new node →




Ou digitando

```
location assignment PIN_AA23 -to SW[0]
location assignment PIN_AB26 -to SW[1]
location assignment PIN_AB25 -to SW[2]
location assignment PIN_AC27 -to SW[3]
location assignment PIN_AC26 -to SW[4]
location assignment PIN_AC24 -to SW[5]
location assignment PIN_AC23 -to SW[6]
location assignment PIN_AD25 -to SW[7]
location assignment PIN_AD24 -to SW[8]
location assignment PIN_AE27 -to SW[9]
location assignment PIN_W5 -to SW[10]
location assignment PIN_V10 -to SW[11]
location assignment PIN_U9 -to SW[12]
location assignment PIN_T9 -to SW[13]
location assignment PIN_L5 -to SW[14]
location assignment PIN_L4 -to SW[15]
location assignment PIN_L7 -to SW[16]
location assignment PIN_L8 -to SW[17]
```

```
set location assignment PIN_P30 -to GPIO_1[31]
set location assignment PIN_W27 -to LEDG[0]
set location assignment PIN_W25 -to LEDG[1]
set location assignment PIN_W23 -to LEDG[2]
set location assignment PIN_Y27 -to LEDG[3]
set location assignment PIN_Y24 -to LEDG[4]
set location assignment PIN_Y23 -to LEDG[5]
set location assignment PIN_AA27 -to LEDG[6]
set location assignment PIN_AA24 -to LEDG[7]
set location assignment PIN_AC14 -to LEDG[8]
set location assignment PIN_AJ6 -to LEDR[0]
set location assignment PIN_AK5 -to LEDR[1]
set location assignment PIN_AJ5 -to LEDR[2]
set location assignment PIN_AJ4 -to LEDR[3]
set location assignment PIN_AK3 -to LEDR[4]
set location assignment PIN_AH4 -to LEDR[5]
set location assignment PIN_AJ3 -to LEDR[6]
set location assignment PIN_AJ2 -to LEDR[7]
set location assignment PIN_AH3 -to LEDR[8]
set location assignment PIN_AD14 -to LEDR[9]
set location assignment PIN_AC13 -to LEDR[10]
set location assignment PIN_AB13 -to LEDR[11]
```



med:  Edit: ☒ ☒ PIN\_W27

	Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
	IN1	Input	PIN_AA23	6	B6_N2	3.3-V LVTTL (default)	
	IN2	Input	PIN_AB26	6	B6_N2	3.3-V LVTTL (default)	
	OUT	Output	PIN_W27	6	B6_N1	3.3-V LVTTL (default)	
	<<new node>>						

location assignment PIN\_AA23 -to SW[0]  
location assignment PIN\_AB26 -to SW[1]  
location assignment PIN\_AB25 -to SW[2]  
location assignment PIN\_AC27 -to SW[3]  
location assignment PIN\_AC26 -to SW[4]  
location assignment PIN\_AC24 -to SW[5]  
location assignment PIN\_AC23 -to SW[6]  
**location assignment PIN\_AD25 -to SW[7]**  
location assignment PIN\_AD24 -to SW[8]  
location assignment PIN\_AE27 -to SW[9]  
location assignment PIN\_W5 -to SW[10]  
location assignment PIN\_V10 -to SW[11]  
location assignment PIN\_U9 -to SW[12]  
**location assignment PIN\_T9 -to SW[13]**  
location assignment PIN\_L5 -to SW[14]  
location assignment PIN\_L4 -to SW[15]  
location assignment PIN\_L7 -to SW[16]  
location assignment PIN\_L8 -to SW[17]


set location assignment PIN\_P30 -to GPIO\_1[31]  
set location assignment PIN\_W27 -to LEDG[0]  
set location assignment PIN\_W25 -to LEDG[1]  
set location assignment PIN\_W23 -to LEDG[2]  
set location assignment PIN\_Y27 -to LEDG[3]  
set location assignment PIN\_Y24 -to LEDG[4]  
set location assignment PIN\_Y23 -to LEDG[5]  
set location assignment PIN\_AA27 -to LEDG[6]  
set location assignment PIN\_AA24 -to LEDG[7]  
set location assignment PIN\_AC14 -to LEDG[8]  
set location assignment PIN\_AJ6 -to LEDR[0]  
set location assignment PIN\_AK5 -to LEDR[1]  
set location assignment PIN\_AJ5 -to LEDR[2]  
set location assignment PIN\_AJ4 -to LEDR[3]  
set location assignment PIN\_AK3 -to LEDR[4]  
set location assignment PIN\_AH4 -to LEDR[5]  
**set location assignment PIN\_AJ3 -to LEDR[6]**  
set location assignment PIN\_AJ2 -to LEDR[7]  
set location assignment PIN\_AH3 -to LEDR[8]  
set location assignment PIN\_AD14 -to LEDR[9]  
set location assignment PIN\_AC13 -to LEDR[10]  
set location assignment PIN\_AB13 -to LEDR[11]  
set location assignment PIN\_AJ13 -to LEDR[11]

Groups

Named:

Node Name	Dir
<<new node>>	


Top View - Wire Bond  
Cyclone II - EP2C70F896C6




Named:  Edit: ☒ PIN\_W27

Filter: Pins: all

	Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved
1	IN1	Input	PIN_AA23	6	B6_N2	3.3-V LVTTTL (default)	
2	IN2	Input	PIN_AB26	6	B6_N2	3.3-V LVTTTL (default)	
3	OUT	Output	PIN_W27	6	B6_N1	3.3-V LVTTTL (default)	
4	<<new node>>						









# Parte 5:

# Instalando Placa





Atualizar Driver - Localizador do Windows

## Procurar software de driver em seu computador

Procurar software de driver neste local:

C:\altera

Procurar...

☒ Incluir subpastas




Permitir que eu escolha em uma lista de driveres de dispositivo no computador

A lista mostrará o software de driver instalado compatível com o dispositivo e todos os itens de software de driver na mesma categoria que o dispositivo.


Avançar

Cancelar

# Parte 6: Upload (Programming)








1. Compilou o projeto
2. Salvou e fechou todos os arquivos
- 3.





Quartus II - E:/Downloads/SD/Projeto/aula1 - aula1 - [aula1.cdf]

File Edit Processing Tools Window

Hardware Setup... No Hardware

Mode: JTAG Progress: 0%

☐ Enable real-time ISP background programming (for MAX II devices)

Start

Stop

Auto Detect

Delete

Add File...

Change File...

Save File...

Add Device...

Up

Down

File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine	Security Bit	Erase	ISP CLAMP
aula1.sof	EP2C70F896	00605FC1	FFFFFFFF	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>

For Help, press F1

Quartus II Full Compilation was successful. 0 errors, 17 warnings

ing (66) Extra Info Info (56) Warning (9) Critical Warning (1) Error Suppress

Location:

Hardware Setup

Hardware Settings JTAG Settings

Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window.

Currently selected hardware: No Hardware

Available hardware items:

Hardware	Server	Port
----------	--------	------

Add Hardware...

Remove

Close

## Hardware Setup



Hardware Settings | JTAG Settings

Select a programming hardware setup to use when programming devices. This programming hardware setup applies only to the current programmer window.

Currently selected hardware:

No Hardware



No Hardware

Available hardware items:


Hardware	Server	Port

Add Hardware...

Remove Hardware

Close





File Edit Processing Tools Window

Hardware Setup... No Hardware

Mode: JTAG

Progress: 0%

☐ Enable real-time ISP to allow background programming (for MAX II devices)

Start

Stop

Auto Detect

Delete

Add File...

Change File...


Save File...

Add Device...

Up

Down


File	Device	Checksum	Usercode	Program/Configure	Verify	Blank-Check	Examine	Security Bit	Erase	ISP CLAMP
aula1.sof	EP2C70F896	00605FC1	FFFFFFFF	<input checked="" type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>	<input type="checkbox"/>




**IMPORTANTE:**

fechar projeto cada vez que for programar.





Inserir Arquivos





- Obrigado.