







```
Module qualquer (C, B, F)
input C,B;
output F;
reg F;
always @(C,B)
begin
F <= C & B;
end
end module
```











