


QUARTUS 9 SP2 AULA 2 PARTE 1

Monitoria de Sistemas Digitais 04/12/13

- Número Decimal para Binário
 - Resto das divisões sucessivas



- Número Binário para Decimal
 - Resto das divisões sucessivas

Índice	s do Vet	or	[4]	[3]	[2]	[1]	[0]	
			SINAL	24	2 ²	2 ¹	2 ⁰	
	Bits		0	0	1	1	0	
			+	0 +	4 +	2 +	0 = 6	
(0	440)							
(0)	$(110)_2 = 0$	$_{(3)}1_{(2)}1_{(1)}0$) ₍₀₎				Decima	al

$$0*2^3 + 1*2^2 + 1*2^1 + 0*2^0 = 0 + 1*4 + 1*2 + 0 = 4 + 2 = (6)_{10}^2$$

Número Binário para Decimal

Quem define é você Mas todo número tem sinal!

Representação do Sinal

	[4]	[3]	[2]	[1]	[0]
	SINAL	2 ⁴	2 ²	2 ¹	20
	1	0	1	1	0
	-	0 +	4 +	2 +	0 = - 6

$$(0110)_2 = 0_{(3)}1_{(2)}1_{(1)}0_{(0)}$$

$$0*2^3 + 1*2^2 + 1*2^1 + 0*2^0 = 0 + 1*4 + 1*2 + 0 = 4 + 2 = (-6)_{10}^2$$

Número Binário para Decimal


Quem define é você

– Número maior?

[5]	[4]	[3]	[2]	[1]	[0]
SINAL	2 ⁵	24	2 ²	2 ¹	2 ⁰
1	1	0	1	1	0
-	16	0 +	4 +	2 +	0 = - 22

$$(0110)_2 = 0_{(3)} 1_{(2)} 1_{(1)} 0_{(0)}$$

$$0*2^3 + 1*2^2 + 1*2^1 + 0*2^0 = 0 + 1*4 + 1*2 + 0 = 4 + 2 = (-6)_{10}^2$$



Todo número tem sinal?


- Melhor organizando
 - Sinal a parte

Sinal! Tratado em separado

[5]	[4]	[3]	[2]	[1]	[0]
2 ⁿ	2 ³	2 ²	2 ¹	20	SINAL
1	0	1	1	0	1
1*2" +	0 +	4 +	2 +	0 = -6	


$$(0110)_2 = 0_{(3)}1_{(2)}1_{(1)}0_{(0)}$$

$$0*2^3 + 1*2^2 + 1*2^1 + 0*2^0 = 0 + 1*4 + 1*2 + 0 = 4 + 2 = (-6)_{10}^2$$




Exercício 1:


- Criar por vetor, utilize BDF
 - IN:
 - Vetor que representa de + 1 até -1.
 - LOGICA:
 - Inverta o valor de cada bit do módulo (exceto o sinal).
 - OUT:
 - Vetor que possa representar de +3 até -3
 - Sinal em "fio" separado.








- 1. Construir por BDF
 - 1. (A ^ B) : AND2 (compilar)















 $\mathsf{Agora} \mathsf{sim} : \boldsymbol{Compilando...}$

















	Type	Nessage
	4	Warning: Pin "P[10]" is missing source
i i	A	Warning: Primitive "NOT" of instance "inst" not used
1		Warning: Primitive "NOT" of instance "inst!" not used
±	1	Warning: Output pins are stuck at VCC or GND
H	A	Warning: Design contains 2 input pin(s) that do not drive logic
1	1	Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
\mathbf{H}	1	Warning: Found 3 output pins without output pin load capacitance assignment
3	4	Warning: The Reserve All Unused Fins setting has not been specified, and will default to 'As output driving ground'.



Alterando Top level Aqui


Altera aqui








Exercício 2


- 1. Construir por BDF
 - 1. (A ^ B) OR2 (NÃO Compilar)
- 2. Adicionar ao projeto:
 - 1. o vetor construido

































Tabela verdade vs. Frequência


A	В	С
0	0	0 } 2^0 t
0 2^2 ts	0 2^1 ts	1
0	1	0
0	1	1
1	0	0
1	0	1
1	1	0
1	1	1
































Exercício 3: Compilar, debugar (A V B)





4 - Preto - GND
5 - Vermelhø - + Vcc
6 - Amarelo - ATT

7 - Azul - Clock

3 - Cinza - Vibation

Pinagem







set location assignment PIN AA23 -to SW[0] set location assignment PIN AB26 -to set location assignment PIN AB25 set location assignment PIN AC27 set location assignment PIN AC26 -to set location assignment PIN AC24 -to SW[5] set location assignment PIN AC23 -to SW[6] set location assignment PIN AD25 -to Assignments Processing Tools Window Help set location assignment PIN_AD24 -to 👺 Device... set location assignment PIN AE27 -to set location assignment PIN W5 -to Timing Analysis Settings... set location assignment PIN V10 -to S PEDA Tool Settings... set location assignment PIN U9 Settings... Ctrl+Shift+E set location assignment PIN T9 -to S set location assignment PIN L5 Classic Timing Analyzer Wizard... set location assignment PIN L4 -to set location assignment PIN L7 -to Assignment Editor Ctrl+Shift+A set location assignment PIN L8 -to S Pin Planner Ctrl+Shift+N Remove Assignments... Demote Assignments... Back-Annotate Assignments... Import Assignments... Export Assignments... Assignment (Time) Groups... Timing Closure Floorplan LogicLock Regions Window Alt+L Design Partitions Window Alt+D

484




med:	▼ «» Edit: × ✓ PIN_W27								
		Node Name	Direction	Location	I/O Bank	VREF Group	I/O Standard	Reserved	
		IN1	Input	PIN_AA23	6	B6_N2	3.3-V LVTTL (default)		
		IN2	Input	PIN_AB26	6	B6_N2	3.3-V LVTTL (default)		
	O	A COLUMN TO THE REAL PROPERTY OF THE PERSON	Output	PIN_W27	6	B6_N1	3.3-V LVTTL (default)		
		< <new node="">></new>							
1	a a + :	ion aggignm	ont DIN 77	22 +o GM[oı set loc	ation assignm	ment PIN P30	-to GPIO 1[31	
~~~~	~~~~	ion assignm		*****	set loc	ation assignm	ment PIN_W27	-to LEDG[0]	
~~~~	~~~~	ion assignm		*****	000 100	ation assignm	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	*******	
	~~~~~	ion assignm		*******	Annual Contract Contr	ation assignm	and the second s	Annual Control of the	
100	cat:	ion assignm	ent PIN_AC	:27 - <u>to</u> SW[		ation assignm			
100	cat:	ion assignm	ent PIN AC	26 -to SW[		ation assignm	~~~	VVVVVV	
	~~~~~	ion assignm		***************************************	51 set loc	ation assignm	~~~~~		
	~~~~~	ion assignm		*******	61	ation assignr ation assignr		AND THE PERSON NAMED IN COLUMN TO SERVICE AND THE PERSON NAMED IN COLUMN	
~~~~	~~~~	ion assignm	<del></del>	****	WARRANCE WARRANCE AND ADDRESS OF THE PARTY O	ation assign ation assign		Annual Contract Contr	
		ion assignm		*****		ation assignm		*******	
	~~~~~	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~		******	ost los	ation assignm	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	WWWW	
		ion assignm		******	Set IOC	ation assignm	ment PIN AJ5	-to LEDR[2]	
~~~	~~~~	ion assignm		*****		ation assignm		WARRING TO THE PARTY OF THE PAR	
		ion assignm				ation assignm			
100	cat:	ion assignm	ent PIN_U9	-to SW[12	set loc	ation assignm	ment PIN_AH4	-to LEDR[5]	
		ion assignm			set loc	ation assign			
		ion assignm	*********	*******	set loc	ation assignm			
~~~~	~~~~	ion assignm		****	2 SEC 100	ation assignm		-to LEDR[8]	
~~~~	~~~~	ion assignm		****	***************************************		~~~	-to LEDR[9]	
~~~~	~~~~	~~~~~		****	Annual Contract Contr		CANADA CA	3 -to LEDR[11]	
TO	cat:	ion assignm	ent PIN_L8	-to SW[1/	266 100	acion assign	METE FIN ADIS	LI JACA LEDK[II]	










## 







# Parte 6: Upload (Programming)








- 1. Compilou o projeto
- 2. Salvou e fechou todos os arquivos
- 3.












#### **IMPORTANTE:**

fechar projeto cada vez que for programar.



Obrigado.