


# TLV757P 1A, Low $I_Q$ , Small-Size, Low-Dropout Regulator

## 1 Features


- SOT-23 (DYD) package with 60.3°C/W  $R_{\theta JA}$  available
- Input voltage range: 1.45V to 5.5V
- Available in fixed-output voltages:
  - 0.6V to 5V (50mV steps)
- Low  $I_Q$ : 25 $\mu$ A (typical)
- Low dropout:
  - 425mV (maximum) at 1A (3.3V $_{OUT}$ )
- Output accuracy: 1% (maximum)
- Built-in soft-start with monotonic  $V_{OUT}$  rise
- Foldback current limit
- Active output discharge
- High PSRR: 45dB at 100kHz
- Stable with a 1 $\mu$ F ceramic output capacitor
- Packages:
  - 2.9mm  $\times$  2.8mm SOT-23-5 (DBV)
  - 2.9mm  $\times$  2.8mm SOT-23-5 (DYD) with thermal pad
  - 2mm  $\times$  2mm WSON-6 (DRV)

## 2 Applications

- [Set-top boxes, TV, and gaming consoles](#)
- [Portable and battery-powered equipment](#)
- [Desktops, notebooks, and ultrabooks](#)
- [Tablets and remote controls](#)
- [White goods and appliances](#)
- [Grid infrastructure and protection relays](#)
- [Camera modules and image sensors](#)



Typical Application



Start-Up Waveform

## 3 Description

The TLV757P low-dropout regulator (LDO) is an ultra-small, low quiescent current LDO that sources 1A with good line and load transient performance. The TLV757P is optimized for a wide variety of applications by supporting an input voltage range from 1.45V to 5.5V. To minimize cost and solution size, the device is offered in fixed output voltages ranging from 0.6V to 5V. This range supports the lower core voltages of modern microcontrollers (MCUs). Additionally, the TLV757P has a low  $I_Q$  with enable functionality to minimize standby power. This device features an internal soft-start to lower the inrush current. This feature provides a controlled voltage to the load and minimizes the input voltage drop during start-up. When shutdown, the device actively pulls down the output to quickly discharge the outputs and provides a known start-up state.

The TLV757P is stable with small ceramic output capacitors allowing for a small overall solution size. A precision band-gap and error amplifier provides a typical accuracy of 1%. All device versions have integrated thermal shutdown, current limit, and undervoltage lockout (UVLO). The TLV757P has an internal foldback current limit that helps reduce thermal dissipation during short-circuit events.

The TLV757 is available in the popular SON and SOT23-5 packages. This device is also available in a thermally enhanced SOT23-5 package (DYD) with a thermal pad. This package provides significantly reduced thermal resistance compared to a standard SOT23-5 package.

### Package Information

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TLV757P	DRV (WSON, 6)	2mm $\times$ 2mm
	DBV (SOT-23, 5)	2.9mm $\times$ 2.8mm
	DYD (SOT-23, 5)	2.9mm $\times$ 1.6mm

- (1) For more information, see the [Mechanical, Packaging, and Orderable Information](#).
- (2) The package size (length  $\times$  width) is a nominal value and includes pins, where applicable.



## Table of Contents

<b>1 Features</b> .....	<b>1</b>	<b>7 Application and Implementation</b> .....	<b>15</b>
<b>2 Applications</b> .....	<b>1</b>	7.1 Application Information.....	15
<b>3 Description</b> .....	<b>1</b>	7.2 Typical Application.....	19
<b>4 Pin Configuration and Functions</b> .....	<b>3</b>	7.3 Power Supply Recommendations.....	20
<b>5 Specifications</b> .....	<b>4</b>	7.4 Layout.....	21
5.1 Absolute Maximum Ratings.....	4	<b>8 Device and Documentation Support</b> .....	<b>22</b>
5.2 ESD Ratings .....	4	8.1 Device Support.....	22
5.3 Recommended Operating Conditions.....	4	8.2 Receiving Notification of Documentation Updates....	22
5.4 Thermal Information.....	5	8.3 Support Resources.....	22
5.5 Electrical Characteristics.....	5	8.4 Trademarks.....	22
5.6 Typical Characteristics.....	7	8.5 Electrostatic Discharge Caution.....	22
<b>6 Detailed Description</b> .....	<b>12</b>	8.6 Glossary.....	22
6.1 Overview.....	12	<b>9 Revision History</b> .....	<b>22</b>
6.2 Functional Block Diagram.....	12	<b>10 Mechanical, Packaging, and Orderable</b>	
6.3 Feature Description.....	12	<b>Information</b> .....	<b>23</b>
6.4 Device Functional Modes.....	14		

## 4 Pin Configuration and Functions




Figure 4-1. DBV Package, 5-Pin SOT-23 (Top View)




Figure 4-2. DYD Package, 5-Pin SOT-23 With Exposed Thermal Pad (Top View)




Figure 4-3. DRV Package, 6-Pin WSON With Exposed Thermal Pad (Top View)

Table 4-1. Pin Functions

NAME	PIN			TYPE	DESCRIPTION
	DBV	DYD	DRV		
EN	3	3	4	I	Enable pin. Drive EN greater than $V_{HI}$ to turn on the regulator. Drive EN less than $V_{LO}$ to place the LDO into shutdown mode.
GND	2	2	3	—	Ground pin.
IN	1	1	6	I	Input pin. A capacitor with a value of 1 $\mu$ F or larger is required from this pin to ground. <sup>(1)</sup> See the <a href="#">Input and Output Capacitor Selection</a> section for more information.
NC	4	4	2, 5	—	No internal connection.
OUT	5	5	1	O	Regulated output voltage pin. A capacitor with a value of 1 $\mu$ F or larger is required from this pin to ground. <sup>(1)</sup> See the <a href="#">Input and Output Capacitor Selection</a> section for more information.
Thermal pad	—	Pad	Pad	—	Connect the thermal pad to a large-area ground plane. The thermal pad is internally connected to GND.

- (1) Make sure the nominal input and output capacitance are greater than 0.47 $\mu$ F. Throughout this document the nominal derating on these capacitors is 50%. Make sure that the effective capacitance at the pin is greater than 0.47 $\mu$ F.

## 5 Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

	MIN	MAX	UNIT
Supply voltage, $V_{IN}$	-0.3	6.0	V
Enable voltage, $V_{EN}$	-0.3	6.0	V
Output voltage, $V_{OUT}$	-0.3	$V_{IN} + 0.3$ <sup>(2)</sup>	V
Operating junction temperature range, $T_J$	-40	150	°C
Storage temperature, $T_{slg}$	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The absolute maximum rating is  $V_{IN} + 0.3V$  or  $6.0V$ , whichever is smaller

### 5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±1000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	

- (1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 500V HBM is possible with the necessary precautions.
- (2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process. Manufacturing with less than 250V CDM is possible with the necessary precautions.

### 5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
$V_{IN}$	Input voltage	1.45		5.5	V
$V_{OUT}$	Output voltage	0.6		5.0	V
$V_{EN}$	Enable voltage	0		5.5	V
$I_{OUT}$	Output current	0		1	A
$C_{IN}$	Input capacitor	1			μF
$C_{OUT}$	Output capacitor	1		200	μF
$f_{EN}$	Enable toggle frequency			10	kHz
$T_J$	Junction temperature	-40		125	°C

## 5.4 Thermal Information

PCB	THERMAL METRIC <sup>(1)</sup> (2)		TLV757			UNIT
			DYD (SOT-23)	DBV (SOT-23)	DRV (SON)	
			5 PINS	5 PINS	6 PINS	
EVM	R <sub>θJA</sub>	Junction-to-ambient thermal resistance	60.3	100.8	N/A	°C/W
	ψ <sub>JT</sub>	Junction-to-top characterization parameter	14.2	23.3	N/A	°C/W
	ψ <sub>JB</sub>	Junction-to-board characterization parameter	35.9	67.8	N/A	°C/W
JEDEC	R <sub>θJA</sub>	Junction-to-ambient thermal resistance	92.5	231.1	100.2	°C/W
	R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	119.8	118.4	108.5	°C/W
	R <sub>θJB</sub>	Junction-to-board thermal resistance	45.8	64.4	64.3	°C/W
	ψ <sub>JT</sub>	Junction-to-top characterization parameter	16.7	28.4	10.4	°C/W
	ψ <sub>JB</sub>	Junction-to-board characterization parameter	44.9	63.8	64.8	°C/W
	R <sub>θJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	34.3	N/A	34.7	°C/W

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.
- (2) JEDEC thermal metrics apply to JEDEC standard PCB (2s2p, no vias to internal plane and bottom layer). EVM metrics apply to the LP087A EVM with an exposed pad SOT-23-5 (DYD) layout.

## 5.5 Electrical Characteristics

over operating free-air temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT} + 0.5\text{ V}$  or  $1.45\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted); all typical values are at  $T_J = 25^{\circ}\text{C}$ .

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>IN</sub>	Input voltage			1.45		5.5	V
V <sub>OUT</sub>	Output voltage			0.6		5.0	V
	Output accuracy	$-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ , $V_{OUT} \geq 1\text{ V}$		–1		1	%
		$-40^{\circ}\text{C} \leq T_J \leq 85^{\circ}\text{C}$ , $0.6\text{ V} \leq V_{OUT} < 1\text{ V}$		–10		10	mV
		$V_{OUT} \geq 1\text{ V}$		–1.5		1.5	%
		$0.6\text{ V} \leq V_{OUT} < 1\text{ V}$		–15		15	mV
(ΔV <sub>OUT</sub> ) <sub>ΔV<sub>IN</sub></sub>	Line regulation	$V_{OUT} + 0.5\text{ V}^{(1)} \leq V_{IN} \leq 5.5\text{ V}$			2		mV
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	$0.1\text{ mA} \leq I_{OUT} \leq 1\text{ A}$ , $V_{IN} \geq 2.4\text{ V}$	DRV package		0.044		V/A
			DBV package		0.060		
ΔV <sub>OUT</sub> /ΔI <sub>OUT</sub>	Load regulation	$0.1\text{ mA} \leq I_{OUT} \leq 1\text{ A}$ , $V_{IN} \geq 2.4\text{ V}$	DYD package		0.069		V/A
I <sub>GND</sub>	Ground current	$T_J = 25^{\circ}\text{C}$			25	31	μA
		$-40^{\circ}\text{C} \leq T_J \leq +85^{\circ}\text{C}$				33	
		$-40^{\circ}\text{C} \leq T_J \leq +125^{\circ}\text{C}$				40	
I <sub>SHDN</sub>	Shutdown current	$V_{EN} \leq 0.4\text{ V}$ , $1.45\text{ V} \leq V_{IN} \leq 5.5\text{ V}$			0.1	1	μA
I <sub>CL</sub>	Output current limit	$V_{IN} = V_{OUT} + V_{DO(MAX)} + 0.25\text{ V}$	$V_{OUT} = V_{OUT} - 0.2\text{ V}$ , $V_{OUT} \leq 1.5\text{ V}$	1.2	1.55	1.78	A
			$V_{OUT} = 0.9 \times V_{OUT}$ , $1.5\text{ V} < V_{OUT} \leq 4.5\text{ V}$				
I <sub>SC</sub>	Short circuit current limit	$V_{OUT} = 0\text{ V}$ , $V_{IN} = V_{OUT} + V_{DO(MAX)} + 0.25\text{ V}$			755		mA

## 5.5 Electrical Characteristics (continued)


over operating free-air temperature range ( $T_J = -40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ ),  $V_{IN} = V_{OUT} + 0.5\text{ V}$  or  $1.45\text{ V}$  (whichever is greater),  $I_{OUT} = 1\text{ mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\text{ }\mu\text{F}$  (unless otherwise noted); all typical values are at  $T_J = 25^{\circ}\text{C}$ .

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
V <sub>DO</sub>	Dropout voltage	I <sub>OUT</sub> = 1A, −40°C ≤ T <sub>J</sub> ≤ +85°C	0.6V ≤ V <sub>OUT</sub> < 0.8V		1350	1400	mV
			0.8V ≤ V <sub>OUT</sub> < 1V		1200	1300	
			0.8V ≤ V <sub>OUT</sub> < 1V, DYD package		1225	1325	
			1V ≤ V <sub>OUT</sub> < 1.2V		1100	1150	
			1V ≤ V <sub>OUT</sub> < 1.2V, DYD package		1125	1175	
			1.2V ≤ V <sub>OUT</sub> < 1.5V		1000	1050	
			1.2V ≤ V <sub>OUT</sub> < 1.5V, DYD package		1025	1075	
			1.5V ≤ V <sub>OUT</sub> < 1.8V		700	800	
			1.5V ≤ V <sub>OUT</sub> < 1.8V, DYD package		725	825	
			1.8V ≤ V <sub>OUT</sub> < 2.5V		650	750	
			1.8V ≤ V <sub>OUT</sub> < 2.5V, DYD package		650	775	
			2.5V ≤ V <sub>OUT</sub> < 3.3V		500	600	
			2.5V ≤ V <sub>OUT</sub> < 3.3V, DYD package		525	625	
			3.3V ≤ V <sub>OUT</sub> < 5.0V		300	425	
			3.3V ≤ V <sub>OUT</sub> < 5.0V, DYD package		300	450	
		I <sub>OUT</sub> = 1A, −40°C ≤ T <sub>J</sub> ≤ +125°C	0.6V ≤ V <sub>OUT</sub> < 0.8V		1450		
			0.8V ≤ V <sub>OUT</sub> < 1V		1350		
			0.8V ≤ V <sub>OUT</sub> < 1V, DYD package		1375		
			1V ≤ V <sub>OUT</sub> < 1.2V		1200		
			1V ≤ V <sub>OUT</sub> < 1.2V, DYD package		1225		
			1.2V ≤ V <sub>OUT</sub> < 1.5V		1100		
			1.2V ≤ V <sub>OUT</sub> < 1.5V, DYD package		1125		
			1.5V ≤ V <sub>OUT</sub> < 1.8V		850		
			1.5V ≤ V <sub>OUT</sub> < 1.8V, DYD package		875		
			1.8V ≤ V <sub>OUT</sub> < 2.5V		800		
			1.8V ≤ V <sub>OUT</sub> < 2.5V, DYD package		825		
			2.5V ≤ V <sub>OUT</sub> < 3.3V		650		
			2.5V ≤ V <sub>OUT</sub> < 3.3V, DYD package		675		
			3.3V ≤ V <sub>OUT</sub> < 5.0V		475		
			3.3V ≤ V <sub>OUT</sub> < 5.0V, DYD package		500		
PSRR	Power supply rejection ratio	f = 1kHz, V <sub>IN</sub> = V <sub>OUT</sub> + 1V, I <sub>OUT</sub> = 50mA		52	dB		
		f = 100kHz, , V <sub>IN</sub> = V <sub>OUT</sub> + 1 V, I <sub>OUT</sub> = 50mA		46			
		f = 1MHz, , V <sub>IN</sub> = V <sub>OUT</sub> + 1V, I <sub>OUT</sub> = 50mA		52			
V <sub>n</sub>	Output noise voltage	BW = 10Hz to 100kHz, V <sub>OUT</sub> = 1.2V, I <sub>OUT</sub> = 1A		71.5	μV <sub>RMS</sub>		
V <sub>UVLO</sub>	Undervoltage lockout	V <sub>IN</sub> rising	1.21	1.3	1.44	V	
V <sub>UVLO, HYST</sub>	Undervoltage lockout hysteresis	V <sub>IN</sub> falling		40		mV	
t <sub>STR</sub>	Startup time			550		μs	
V <sub>HI</sub>	EN pin high voltage (enabled)		1			V	
V <sub>LO</sub>	EN pin low voltage (enabled)				0.3	V	
I <sub>EN</sub>	Enable pin current	V <sub>IN</sub> = 5.5V, EN = 5.5V		10		nA	
R <sub>PULLDOWN</sub>	Pulldown resistance	V <sub>IN</sub> = 3.3V (P version only)		95		Ω	
T <sub>SD</sub>	Thermal shutdown	Shutdown, temperature increasing		165		°C	
		Reset, temperature decreasing		155		°C	

(1)  $V_{IN} = 1.45\text{ V}$  for  $V_{OUT} < 0.9\text{ V}$


## 5.6 Typical Characteristics

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  or  $1.45\text{V}$  (whichever is greater),  $I_{OUT} = 1\text{mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\mu\text{F}$  (unless otherwise noted)




$V_{IN} = 4.3\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 1\mu\text{F}$

Figure 5-1. PSRR vs  $I_{OUT}$




$V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 1\mu\text{F}$ ,  $I_{OUT} = 1\text{A}$

Figure 5-2. PSRR vs  $V_{IN}$




$V_{IN} = 4.3\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 1\mu\text{F}$

Figure 5-3. PSRR vs  $C_{OUT}$




$V_{OUT} = 3.3\text{V}$ ,  $I_{OUT} = 1\text{A}$ ,  $V_{RMS}$  BW = 10Hz to 100kHz

Figure 5-4. Output Spectral Noise Density



$V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 1\mu\text{F}$ ,  $V_{RMS}$  BW = 10Hz to 100kHz

Figure 5-5. Output Spectral Noise Density




$I_{OUT} = 1\text{A}$ ,  $C_{OUT} = 1\mu\text{F}$ ,  $V_{RMS}$  BW = 10Hz to 100kHz

Figure 5-6. Output Noise vs Frequency and  $V_{OUT}$


## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  or  $1.45\text{V}$  (whichever is greater),  $I_{OUT} = 1\text{mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\mu\text{F}$  (unless otherwise noted)




$I_{OUT} = 1\text{A}$ ,  $C_{OUT} = 1\mu\text{F}$ ,  $V_{RMS}$  BW = 10Hz to 100kHz

**Figure 5-7. Output Noise Voltage vs  $V_{OUT}$**




$V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 1\mu\text{F}$ ,  $V_{IN}$  slew rate =  $1\text{V}/\mu\text{s}$

**Figure 5-8. Line Transient**




$V_{IN} = 5\text{V}$ ,  $V_{OUT} = 3.3\text{V}$ ,  $C_{OUT} = 1\mu\text{F}$ ,  $I_{OUT}$  slew rate =  $1\text{A}/\mu\text{s}$


**Figure 5-9. 3.3V, 1mA to 1A Load Transient**



**Figure 5-10.  $V_{IN} = V_{EN}$  Power-Up**



**Figure 5-11.  $V_{IN} = V_{EN}$  Shutdown**



$V_{IN} = 5\text{V}$ ,  $I_{OUT} = 100\text{mA}$ ,  $V_{EN}$  slew rate =  $1\text{V}/\mu\text{s}$ ,  $V_{OUT} = 3.3\text{V}$

**Figure 5-12. EN Start-Up**



## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  or  $1.45\text{V}$  (whichever is greater),  $I_{OUT} = 1\text{mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\mu\text{F}$  (unless otherwise noted)




Figure 5-13. Load Regulation vs  $I_{OUT}$




Figure 5-14. 3.3V Dropout Voltage vs  $I_{OUT}$




Figure 5-15. 5.0V Dropout Voltage vs  $I_{OUT}$




Figure 5-16. 3.3V Regulation vs  $V_{IN}$  (Line Regulation)




Figure 5-17. 5.0V Accuracy vs  $V_{IN}$  (Line Regulation)




Figure 5-18.  $I_{GND}$  vs  $I_{OUT}$

## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  or  $1.45\text{V}$  (whichever is greater),  $I_{OUT} = 1\text{mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\mu\text{F}$  (unless otherwise noted)




Figure 5-19.  $I_{GND}$  vs  $V_{IN}$




Figure 5-20.  $I_{GND}$  vs  $V_{IN}$




Figure 5-21.  $I_{SHDN}$  vs  $V_{IN}$




Figure 5-22.  $I_{SHDN}$  vs Temperature




Figure 5-23. Enable Threshold vs Temperature




Figure 5-24.  $I_{EN}$  vs  $V_{IN}$

## 5.6 Typical Characteristics (continued)

at operating temperature  $T_J = 25^\circ\text{C}$ ,  $V_{IN} = V_{OUT(NOM)} + 0.5\text{V}$  or  $1.45\text{V}$  (whichever is greater),  $I_{OUT} = 1\text{mA}$ ,  $V_{EN} = V_{IN}$ , and  $C_{IN} = C_{OUT} = 1\mu\text{F}$  (unless otherwise noted)




Figure 5-25. UVLO Threshold vs Temperature




Figure 5-26.  $I_{OUT}$  vs  $V_{OUT}$  Pulldown Resistor




Figure 5-27. 3.3V Foldback Current Limit vs  $I_{OUT}$


## 6 Detailed Description

### 6.1 Overview

The TLV757P is a next-generation, low-dropout regulator (LDO). This device consumes low quiescent current and delivers excellent line and load transient performance. The TLV757P is optimized for a wide variety of applications by supporting an input voltage range from 1.4V to 5.5V. To minimize cost and solution size, the device is offered in fixed output voltages ranging from 0.6V to 5V. This range supports the lower core voltages of modern microcontrollers (MCUs).

This regulator offers foldback current limit, shutdown, and thermal protection. The operating junction temperature is  $-40^{\circ}\text{C}$  to  $+125^{\circ}\text{C}$ .

### 6.2 Functional Block Diagram



A.  $R_2 = 550\text{k}\Omega$ ,  $R_1 = \text{adjustable}$ .

### 6.3 Feature Description

#### 6.3.1 Undervoltage Lockout (UVLO)

An undervoltage lockout (UVLO) circuit disables the output until the input voltage is greater than the rising UVLO voltage ( $V_{\text{UVLO}}$ ). This circuit makes sure the device does not exhibit unpredictable behavior when the supply voltage is lower than the operational range of the internal circuitry. When  $V_{\text{IN}}$  is less than  $V_{\text{UVLO}}$ , the output is connected to ground with a  $120\Omega$  pulldown resistor.

#### 6.3.2 Enable (EN)

The enable pin (EN) is active high. Enable the device by forcing the EN pin to exceed  $V_{\text{HI}}$ . Turn off the device by forcing the EN pin below  $V_{\text{LO}}$ . If shutdown capability is not required, connect EN to IN.

The device has an internal pull-down that connects a  $120\Omega$  resistor to ground when the device is disabled. The discharge time after disabling depends on the output capacitance ( $C_{\text{OUT}}$ ) and the load resistance ( $R_{\text{L}}$ ) in parallel with the  $120\Omega$  pulldown resistor. Equation 1 calculates the time constant  $\tau$ :

$$\tau = \frac{120 \cdot R_{\text{L}}}{120 + R_{\text{L}}} \cdot C_{\text{OUT}} \quad (1)$$

The EN pin is independent of the input pin. However, if the EN pin is driven to a higher voltage than  $V_{\text{IN}}$ , the current into the EN pin increases. This effect is illustrated in Figure 5-24. When the EN voltage is higher than

the input voltage there is an increased current flow into the EN pin. If this increased flow causes problems in the application, sequence the EN pin after  $V_{IN}$  is high, or tie EN to  $V_{IN}$ . If EN is driven to a higher voltage than  $V_{IN}$ , limit the frequency on EN to below 10kHz.

### 6.3.3 Internal Foldback Current Limit

The TLV757P has an internal current limit that protects the regulator during fault conditions. The current limit is a hybrid scheme with brick wall until the output voltage is less than  $0.4 \times V_{OUT(NOM)}$ . When the voltage drops below  $0.4 \times V_{OUT(NOM)}$ , a foldback current limit is implemented that scales back the current as the output voltage approaches GND. When the output shorts, the LDO supplies a typical current of  $I_{SC}$ . The output voltage is not regulated when the device is in current limit. In this condition, the output voltage is the product of the regulated current and the load resistance. When the device output is shorts, the PMOS pass transistor dissipates power  $[(V_{IN} - V_{OUT}) \times I_{SC}]$  until thermal shutdown is triggered and the device turns off. After the device cools down, the internal thermal shutdown circuit turns the device back on. If the fault condition continues, the device cycles between current limit and thermal shutdown.

The foldback current-limit circuit limits the current that is allowed through the device to current levels lower than the minimum current limit at nominal  $V_{OUT}$  current limit ( $I_{CL}$ ) during start up. See [Figure 5-27](#) for typical current limit values. If the output is loaded by a constant-current load during start up, or if the output voltage is negative when the device is enabled, then the load current demanded by the load potentially exceeds the foldback current limit. Thus, causing the device to possibly not rise to the full output voltage. For constant-current loads, disable the output load until the output rises to the nominal voltage.

Excess inductance causes the current limit to oscillate. Minimize the inductance to keep the current limit from oscillating during a fault condition.

### 6.3.4 Thermal Shutdown

Thermal shutdown protection disables the output when the junction temperature rises to approximately 165°C. Disabling the device eliminates the power dissipated by the device, allowing the device to cool. When the junction temperature cools to approximately 155°C, the output circuitry is enabled again. Depending on power dissipation, thermal resistance, and ambient temperature, the thermal protection circuit cycles on and off. This cycling limits regulator dissipation, which protects the circuit from damage as a result of overheating.

Activating the thermal shutdown feature usually indicates excessive power dissipation as a result of the product of the  $(V_{IN} - V_{OUT})$  voltage and the load current. For reliable operation, limit junction temperature to a maximum of 125°C. To estimate the margin of safety in a complete design, increase the ambient temperature until the thermal protection is triggered; use worst-case loads and signal conditions.

The internal protection circuitry protects against overload conditions but is not intended to be activated in normal operation. Continuously running the device into thermal shutdown degrades device reliability.

## 6.4 Device Functional Modes

Table 6-1 lists a comparison between the normal, dropout, and disabled modes of operation.

**Table 6-1. Device Functional Modes Comparison**

OPERATING MODE	PARAMETER			
	$V_{IN}$	EN	$I_{OUT}$	$T_J$
Normal <sup>(1)</sup>	$V_{IN} > V_{OUT(NOM)} + V_{DO}$	$V_{EN} > V_{HI}$	$I_{OUT} < I_{CL}$	$T_J < T_{SD}$
Dropout <sup>(1)</sup>	$V_{IN} < V_{OUT(NOM)} + V_{DO}$	$V_{EN} > V_{HI}$	—	$T_J < T_{SD}$
Disabled <sup>(2)</sup>	$V_{IN} < V_{UVLO}$	$V_{EN} < V_{LO}$	—	$T_J > T_{SD}$

(1) Make sure all table conditions are met.

(2) The device is disabled when any condition is met.

### 6.4.1 Normal Operation

The device regulates to the nominal output voltage when all of the following conditions are met.

- The input voltage is greater than the nominal output voltage plus the dropout voltage ( $V_{OUT(NOM)} + V_{DO}$ )
- The enable voltage has previously exceeded the enable rising threshold voltage and has not decreased below the enable falling threshold
- The output current is less than the current limit ( $I_{OUT} < I_{CL}$ )
- The device junction temperature is less than the thermal shutdown temperature ( $T_J < T_{SD}$ )

### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device degrades because the pass transistor is in a triode state and no longer controls the output voltage of the LDO. Line or load transients in dropout result in large output-voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout,  $V_{IN} < V_{OUT(NOM)} + V_{DO}$ , right after being in a normal regulation state, but not during start-up), the pass transistor is driven as hard as possible when the control loop is out of balance. During the normal time required for the device to regain regulation,  $V_{IN} \geq V_{OUT(NOM)} + V_{DO}$ ,  $V_{OUT}$  overshoots  $V_{OUT(NOM)}$  during fast transients.

### 6.4.3 Disabled

The output is shut down by forcing the enable pin below  $V_{LO}$ . When disabled, the pass transistor is turned off, internal circuits are shut down, and the output voltage is actively discharged to ground by an internal switch from the output to ground. The active pulldown is on when sufficient input voltage is provided.

## 7 Application and Implementation

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 7.1 Application Information

#### 7.1.1 Input and Output Capacitor Selection

The TLV757P requires an output capacitance of 0.47 $\mu$ F or larger for stability. Use X5R- and X7R-type ceramic capacitors because these capacitors have minimal variation in capacitance value and equivalent series resistance (ESR) over temperature. When selecting a capacitor for a specific application, consider the DC bias characteristics for the capacitor. Higher output voltages cause a significant derating of the capacitor. As a general rule, make sure ceramic capacitors are derated by 50%. For best performance, use an output capacitance value no greater than 200 $\mu$ F.


Place a 1 $\mu$ F or greater capacitor on the input pin of the LDO. Some input supplies have a high impedance. Placing a capacitor on the input supply reduces the input impedance. The input capacitor counteracts reactive input sources and improves transient response and PSRR. If the input supply has high impedance over a large range of frequencies, use several input capacitors in parallel to lower the impedance over frequency. Use a higher-value capacitor if large, fast, rise-time load transients are expected, or if the device is located several inches from the input power source.

#### 7.1.2 Dropout Voltage

The TLV757P uses a PMOS pass transistor to achieve low dropout. When ( $V_{IN} - V_{OUT}$ ) is less than the dropout voltage ( $V_{DO}$ ), the PMOS pass transistor is in the linear region of operation and the input-to-output resistance is the  $R_{DS(ON)}$  of the PMOS pass transistor.  $V_{DO}$  scales linearly with the output current because the PMOS transistor functions like a resistor in dropout mode. As with any linear regulator, PSRR and transient response degrade as ( $V_{IN} - V_{OUT}$ ) approaches dropout operation. See [Figure 5-14](#) and [Figure 5-15](#) for typical dropout values.

#### 7.1.3 Exiting Dropout


Some applications have transients that place the LDO into dropout, such as slower ramps on  $V_{IN}$  during start-up. As with other LDOs, the output overshoots on recovery from these conditions. A ramping input supply causes an LDO to overshoot on start-up when the slew rate and voltage levels are in the correct range; see [Figure 7-1](#). Use an enable signal to avoid this condition.



**Figure 7-1. Start-Up Into Dropout**

Line transients out of dropout also cause overshoot on the output of the regulator. These overshoots are caused by the error amplifier having to drive the gate capacitance of the pass transistor and bring the gate back to the correct voltage for proper regulation. [Figure 7-2](#) illustrates what is happening internally with the gate voltage and how overshoot is caused during operation. When the LDO is placed in dropout, the gate voltage (VGS) is pulled all the way down to give the pass transistor the lowest on-resistance as possible. However, if a line transient occurs when the device is in dropout, the loop is not in regulation, which causes the output to overshoot until the loop responds and the output current pulls the output voltage back down into regulation. If these transients are not acceptable, then continue to add input capacitance in the system until the transient is slow enough to reduce the overshoot.





**Figure 7-2. Line Transients From Dropout**

### 7.1.4 Reverse Current

As with most LDOs, excessive reverse current potentially damages this device.


Reverse current flows through the body diode on the pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device, as a result of one of the following conditions:

- Degradation caused by electromigration
- Excessive heat dissipation
- Potential for a latch-up condition

Conditions where reverse current occurs are outlined in this section, all of which exceed the absolute maximum rating of  $V_{OUT} > V_{IN} + 0.3V$ :

- If the device has a large  $C_{OUT}$  and the input supply collapses with little or no load current
- The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, use external protection to protect the device. [Figure 7-3](#) shows one approach of protecting the device.



**Figure 7-3. Example Circuit for Reverse Current Protection Using a Schottky Diode**

### 7.1.5 Power Dissipation ( $P_D$ )

Circuit reliability demands that proper consideration is given to device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. Make sure the PCB area around the regulator is as free of other heat-generating devices as possible that cause added thermal stresses.

As a first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. Use [Equation 2](#) to approximate  $P_D$ :

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} \quad (2)$$

Minimize power dissipation to achieve greater efficiency. This minimizing process is achieved by selecting the correct system voltage rails. Proper selection helps obtain the minimum input-to-output voltage differential. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.

The main heat conduction path for the device is through the thermal pad on the package. As such, solder the thermal pad to a copper pad area under the device. Make sure this pad area contains an array of plated vias that conduct heat to inner plane areas or to a bottom-side copper plane.

The maximum allowable junction temperature ( $T_J$ ) determines the maximum power dissipation for the device. Power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) of the combined PCB, device package, and the temperature of the ambient air ( $T_A$ ), according to [Equation 3](#).

$$T_J = T_A + R_{\theta JA} \times P_D \quad (3)$$

Unfortunately, this thermal resistance ( $R_{\theta JA}$ ) is dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  value is only used as a relative measure of package thermal performance.  $R_{\theta JA}$  is the sum of the WSON package junction-to-case (bottom) thermal resistance ( $R_{\theta JCbot}$ ) plus the thermal resistance contribution by the PCB copper.

### 7.1.5.1 Estimating Junction Temperature


The JEDEC standard recommends the use of psi ( $\Psi$ ) thermal metrics to estimate the junction temperatures of the LDO when in-circuit on a typical PCB board application. These metrics are not thermal resistances, but offer practical and relative means of estimating junction temperatures. These psi metrics are independent of the copper-spreading area. The key thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are shown in the *Thermal Information* table and are used in accordance with [Equation 4](#).

$$\begin{aligned}\Psi_{JT}: T_J &= T_T + \Psi_{JT} \times P_D \\ \Psi_{JB}: T_J &= T_B + \Psi_{JB} \times P_D\end{aligned}\tag{4}$$

where:

- $P_D$  is the power dissipated as shown in [Equation 2](#)
- $T_T$  is the temperature at the center-top of the device package
- $T_B$  is the PCB surface temperature measured 1mm from the device package and centered on the package edge

## 7.2 Typical Application



**Figure 7-4. TLV757P Typical Application**

### 7.2.1 Design Requirements

[Table 7-1](#) lists the design requirements for this application.

**Table 7-1. Design Parameters**

PARAMETER	DESIGN REQUIREMENT
Input voltage	2.5V
Output voltage	1.8V
Input current	700mA (maximum)
Output load	600mA DC
Maximum ambient temperature	70°C

## 7.2.2 Detailed Design Procedure

### 7.2.2.1 Input Current

During normal operation, the input current to the LDO is approximately equal to the output current of the LDO. During start-up, the input current is higher as a result of the inrush current charging the output capacitor. Use Equation 5 to calculate the current through the input.

$$I_{OUT(t)} = \left[ \frac{C_{OUT} \times dV_{OUT}(t)}{dt} \right] + \left[ \frac{V_{OUT}(t)}{R_{LOAD}} \right] \quad (5)$$

where:

- $V_{OUT}(t)$  is the instantaneous output voltage of the turn-on ramp
- $dV_{OUT}(t) / dt$  is the slope of the  $V_{OUT}$  ramp
- $R_{LOAD}$  is the resistive load impedance

### 7.2.2.2 Thermal Dissipation

Junction temperature is determined using the junction-to-ambient thermal resistance ( $R_{\theta JA}$ ) and the total power dissipation ( $P_D$ ). Use Equation 6 to calculate the power dissipation. Multiply  $P_D$  by  $R_{\theta JA}$  and add the ambient temperature ( $T_A$ ) to calculate the junction temperature ( $T_J$ ) as Equation 7 shows.

$$P_D = (I_{GND} + I_{OUT}) \times (V_{IN} - V_{OUT}) \quad (6)$$



$$T_J = R_{\theta JA} \times P_D + T_A \quad (7)$$

If the ( $T_{J(MAX)}$ ) value does not exceed 125°C, calculate the maximum ambient temperature as Equation 8 shows. Equation 9 calculates the maximum ambient temperature with a value of 82.916°C.

$$T_{A(MAX)} = T_{J(MAX)} - R_{\theta JA} \times P_D \quad (8)$$

$$T_{A(MAX)} = 125^\circ\text{C} - 100.2 \times (2.5\text{V} - 1.8\text{V}) \times (0.6\text{A}) = 82.916^\circ\text{C} \quad (9)$$

## 7.2.3 Application Curves



## 7.3 Power Supply Recommendations


Connect a low output impedance power supply directly to the IN pin of the TLV757P. If the input source is reactive, use multiple input capacitors in parallel with the 1 $\mu$ F input capacitor to lower the input supply impedance over frequency.

## 7.4 Layout


### 7.4.1 Layout Guidelines

- Place input and output capacitors as close as possible to the device.
- Use copper planes for device connections to optimize thermal performance.
- Place thermal vias around the device to distribute the heat.
- For packages with thermal pads, solder the thermal pad to copper to achieve best thermal resistance. Thermal resistance increases significantly when the thermal pad is not soldered.


### 7.4.2 Layout Examples



**Figure 7-7. Layout Example: DBV Package**



**Figure 7-8. Layout Example: DRV Package**



**Figure 7-9. Layout Example: DYD Package**

## 8 Device and Documentation Support

### 8.1 Device Support

#### 8.1.1 Device Nomenclature

**Table 8-1. Device Nomenclature<sup>(1)(2)</sup>**

PRODUCT	V <sub>OUT</sub>
TLV757xx(x)Pyyyz	<p><b>xx(x)</b> is the nominal output voltage. For output voltages with a resolution of 50mV, two digits are used in the ordering number; otherwise, three digits are used (for example, 28 = 2.8V; 125 = 1.25V).</p> <p><b>P</b> indicates an active output discharge feature. All members of the TLV757P family actively discharge the output when the device is disabled.</p> <p><b>yyy</b> is the package designator.</p> <p><b>z</b> is the package quantity. R is for reel (3000 pieces), T is for tape (250 pieces).</p>

- (1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on [www.ti.com](http://www.ti.com).
- (2) Output voltages from 0.6V to 5V in 50mV increments are available. Contact the factory for details and availability.

### 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](http://ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.3 Support Resources

**TI E2E™ support forums** are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

### 8.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

**TI Glossary** This glossary lists and explains terms, acronyms, and definitions.

## 9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (December 2023) to Revision C (March 2024)	Page
• Changed DYD package from <i>Preview</i> to <i>Production Data</i> .....	<a href="#">1</a>
• Added SOT-23 (DYD) package bullet to <i>Features</i> section.....	<a href="#">1</a>
• Added last bullet item to <i>Layout Guidelines</i> section.....	<a href="#">21</a>
• Added <i>Layout Example: DYD Package</i> figure.....	<a href="#">21</a>

<b>Changes from Revision A (December 2017) to Revision B (December 2023)</b>	<b>Page</b>
• Changed DBV package from <i>Preview</i> to <i>Production Data</i> (active).....	<a href="#">1</a>
• Added DYD package as Preview.....	<a href="#">1</a>
• Added links to <i>Applications</i> section.....	<a href="#">1</a>
• Added package discussion to <i>Description</i> section.....	<a href="#">1</a>

## 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

## PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV75709PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1H8F	<a href="#">Samples</a>
TLV75709PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HGH	<a href="#">Samples</a>
TLV75710PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FEF	<a href="#">Samples</a>
TLV75710PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HHH	<a href="#">Samples</a>
TLV75712PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FFF	<a href="#">Samples</a>
TLV75712PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HIH	<a href="#">Samples</a>
TLV75712PDYDR	ACTIVE	SOT-23	DYD	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3DVH	<a href="#">Samples</a>
TLV75715PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FGF	<a href="#">Samples</a>
TLV75715PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HJH	<a href="#">Samples</a>
TLV75718PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FHF	<a href="#">Samples</a>
TLV75718PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HKH	<a href="#">Samples</a>
TLV75718PDYDR	ACTIVE	SOT-23	DYD	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3DWH	<a href="#">Samples</a>
TLV75719PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1H7F	<a href="#">Samples</a>
TLV75719PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HLH	<a href="#">Samples</a>
TLV75725PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FIF	<a href="#">Samples</a>
TLV75725PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HMH	<a href="#">Samples</a>
TLV75725PDYDR	ACTIVE	SOT-23	DYD	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3DXH	<a href="#">Samples</a>
TLV75728PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FJF	<a href="#">Samples</a>
TLV75728PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HNH	<a href="#">Samples</a>
TLV75728PDYDR	ACTIVE	SOT-23	DYD	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3DZH	<a href="#">Samples</a>



Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
TLV75729PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1H9F	<a href="#">Samples</a>
TLV75730PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1GHF	<a href="#">Samples</a>
TLV75730PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HOH	<a href="#">Samples</a>
TLV75730PDYDR	ACTIVE	SOT-23	DYD	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3E1H	<a href="#">Samples</a>
TLV75733PDBVR	ACTIVE	SOT-23	DBV	5	3000	RoHS & Green	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 125	1FKF	<a href="#">Samples</a>
TLV75733PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HPH	<a href="#">Samples</a>
TLV75733PDYDR	ACTIVE	SOT-23	DYD	5	3000	RoHS & Green	SN	Level-1-260C-UNLIM	-40 to 125	3E2H	<a href="#">Samples</a>
TLV75740PDRVR	ACTIVE	WSO	DRV	6	3000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HQH	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

<sup>(6)</sup> Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV75709PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75709PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75710PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75710PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75710PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75712PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75712PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75712PDYDR	SOT-23	DYD	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75715PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75715PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75715PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75718PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75718PDRVR	WSO	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75718PDYDR	SOT-23	DYD	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75719PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75719PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TLV75719PDRVR	WSN	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75725PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75725PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75725PDRVR	WSN	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75725PDYDR	SOT-23	DYD	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75728PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75728PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75728PDRVR	WSN	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75728PDYDR	SOT-23	DYD	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75729PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75729PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75730PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75730PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75730PDRVR	WSN	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75730PDYDR	SOT-23	DYD	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75733PDBVR	SOT-23	DBV	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75733PDRVR	WSN	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TLV75733PDYDR	SOT-23	DYD	5	3000	180.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
TLV75740PDRVR	WSN	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

## TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV75709PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75709PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV75710PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75710PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75710PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV75712PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75712PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV75712PDYDR	SOT-23	DYD	5	3000	210.0	185.0	35.0
TLV75715PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75715PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75715PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV75718PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75718PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV75718PDYDR	SOT-23	DYD	5	3000	210.0	185.0	35.0
TLV75719PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75719PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75719PDRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TLV75725PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV75725PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75725PDRVR	WSO	DRV	6	3000	210.0	185.0	35.0
TLV75725PDYDR	SOT-23	DYD	5	3000	210.0	185.0	35.0
TLV75728PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75728PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75728PDRVR	WSO	DRV	6	3000	210.0	185.0	35.0
TLV75728PDYDR	SOT-23	DYD	5	3000	210.0	185.0	35.0
TLV75729PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75729PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75730PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75730PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75730PDRVR	WSO	DRV	6	3000	210.0	185.0	35.0
TLV75730PDYDR	SOT-23	DYD	5	3000	210.0	185.0	35.0
TLV75733PDBVR	SOT-23	DBV	5	3000	210.0	185.0	35.0
TLV75733PDRVR	WSO	DRV	6	3000	210.0	185.0	35.0
TLV75733PDYDR	SOT-23	DYD	5	3000	210.0	185.0	35.0
TLV75740PDRVR	WSO	DRV	6	3000	210.0	185.0	35.0

**DBV0005A****PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214839/K 08/2024

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
5. Support pin may differ or may not be present.

# EXAMPLE BOARD LAYOUT


DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:15X



SOLDER MASK DETAILS

4214839/K 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




## EXAMPLE STENCIL DESIGN

DBV0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:15X



4214839/K 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.



Images above are just a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4222173/B 04/2018

**NOTES:**


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

# EXAMPLE BOARD LAYOUT


DRV0006A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE  
SCALE:25X



SOLDER MASK DETAILS

4222173/B 04/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 ([www.ti.com/lit/slue271](http://www.ti.com/lit/slue271)).
5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.

# EXAMPLE STENCIL DESIGN

DRV0006A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD




SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD #7  
88% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE  
SCALE:30X

4222173/B 04/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



4228946/A 08/2022

## NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Reference JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.

# EXAMPLE BOARD LAYOUT


DYD0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE  
EXPOSED METAL SHOWN  
SCALE:20X



SOLDER MASK DETAILS

4228946/A 08/2022

NOTES: (continued)


5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DYD0005A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



**SOLDER PASTE EXAMPLE**  
 BASED ON 0.125 mm THICK STENCIL  
 SCALE:20X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.100	1.09 X 1.90
0.125	0.975 X 1.700 (SHOWN)
0.150	0.89 X 1.55
0.175	0.82 X 1.44

4228946/A 08/2022

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
8. Board assembly site may have different recommendations for stencil design.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2025, Texas Instruments Incorporated