


Quick hand DC analysis of lab 3.11 circuits (just for fun.)

① widely used mirror (@ 3V load)



node Voltages (@ 1V)

$$n_1 = 1.1692V \quad n_2 = 1.0V \quad n_3 = 1.1786V \quad n_4 = 0.4162V \quad n_5 = 0.4166V$$

currents (Branch)

$$I_1 = 50\mu A \quad I_2 = 50\mu A \quad I_{out} = 49.9838 \mu A$$

Mosfet Operating points (@ 3V) more representative than @ 1V.

$$M_1: \frac{W}{L} = \frac{4\mu}{2\mu} \quad V_{gs} = 1.1786V \quad V_{ds} = 1.1786V \quad V_{th} = 0.5678V$$

$$V_{gs} - V_{th} = 0.6108V \quad V_{ds} > 0.6108 \rightarrow \text{SAT}$$

$$M_2: \frac{W}{L} = \frac{100\mu}{2\mu} \quad V_{gs} = 0.7619V \quad V_{ds} = 0.7526V \quad V_{th} = 0.6816V$$

$$V_{gs} - V_{th} = 0.0803V \quad V_{ds} > 0.0803 \rightarrow \text{SAT}$$

right ab threshold

$$M_3: \frac{W}{L} = \frac{10\mu}{5\mu} \quad V_{gs} = 1.1692V \quad V_{ds} = 0.4166V \quad V_{th} = 0.5479V$$

$$V_{gs} - V_{th} = 0.6213 \quad V_{ds} < 0.6213 \rightarrow \text{Linear (non sat)}$$

$$M_4: \frac{W}{L} = \frac{100\mu}{2\mu} \quad V_{gs} = 0.7579V \quad V_{ds} = 2.5793V \quad V_{th} = 0.6824V$$

$$V_{gs} - V_{th} = 0.0755V \quad V_{ds} \gg 0.0755 \rightarrow \text{SAT}$$

right ab threshold

important for low current dependence on drain Voltage


$$M_5: \frac{W}{L} = \frac{10\mu}{5\mu} \quad V_{gs} = 1.1692V \quad V_{ds} = 0.4207V \quad V_{th} = 0.5479V$$

$$V_{gs} - V_{th} = 0.6213 \quad V_{ds} < 0.6213 \rightarrow \text{Linear (non sat)}$$

This is ok as M4 is our shield in saturation.

* Keep in mind that V_{sb} (source to bulk voltage) also modulates V_{th} for M2 and M4.

② Fewer Devices, Same Performance:



Mosfet Operating Points @ 3V

M1: $\frac{W}{L} = \frac{100\mu}{2\mu}$ $V_{gs} = 0.7603V$ $V_{ds} = 0.7603V$ $V_{th} = 0.6799V$

$V_{gs} - V_{th} = 0.0804V$ $V_{ds} > 0.0804V \rightarrow \text{Sat}$

M2: $\frac{W}{L} = \frac{10\mu}{5\mu}$ $V_{gs} = 1.1711V$ $V_{ds} = 0.4108V$ $V_{th} = 0.5479V$

$V_{gs} - V_{th} = 0.6232V$ $V_{ds} < 0.6232V \rightarrow \text{Linear region}$

M3: $\frac{W}{L} = \frac{100\mu}{2\mu}$ $V_{gs} = 0.7563V$ $V_{ds} = 2.58523V$ $V_{th} = 0.6807V$

$V_{gs} - V_{th} = 0.0756V$ $V_{ds} \gg 0.0756V \rightarrow \text{SAT}$
Thus some channel resistance and large V_{ds} drop.
right at threshold
important for low current dependence on Voltage


M4: $\frac{W}{L} = \frac{10\mu}{5\mu}$ $V_{gs} = 1.1711V$ $V_{ds} = 0.4148V$ $V_{th} = 0.5479V$

$V_{gs} - V_{th} = 0.6232V$ $V_{ds} < 0.6232V \rightarrow \text{Linear region}$
This is ok as long as M3 is deep into Saturation

From looking at the operating points of circuits ① and ② we can see that their operating conditions are quite similar and thus the comparable performance.

Keep in mind that the threshold voltage V_{th} is also dependent on the bulk to source voltage (V_{sb}).
for M1 and M3

③ Best Performance.



CMOSFET operating points (@ 3V)

$M1: \frac{W}{L} = \frac{100\mu}{2\mu} \quad V_{gs} = 0.7683V \quad V_{ds} = 0.5183V \quad V_{th} = 0.6873V$

$V_{gs} - V_{th} = 0.081V \quad V_{ds} > 0.081V \rightarrow \boxed{\text{SAT}}$

$M2: \frac{W}{L} = \frac{20\mu}{5\mu} \quad V_{gs} = 0.9555V \quad V_{ds} = 0.4371V \quad V_{th} = 0.5440V$

$V_{gs} - V_{th} = 0.4115V \quad V_{ds} > 0.4115V \rightarrow \boxed{\text{SAT}}$ slightly

$M3: \frac{W}{L} = \frac{100\mu}{2\mu} \quad V_{gs} = 0.7636V \quad V_{ds} = 2.5581V \quad V_{th} = 0.6882V$

$V_{gs} - V_{th} = 0.0754V \quad V_{ds} \gg 0.0754V \rightarrow \boxed{\text{SAT (deep)}}$
 * we have to keep in saturation, this is our cascode shield

$M4: \frac{W}{L} = \frac{20\mu}{5\mu} \quad V_{gs} = 0.9555V \quad V_{ds} = 0.4419V \quad V_{th} = 0.5440V$

$V_{gs} - V_{th} = 0.4115V \quad V_{ds} > 0.4115V \rightarrow \boxed{\text{SAT}}$
 This device in saturation gives us even less dependence on load voltage.

As we thought to really be able to reduce the current dependence on load voltage we have to try to keep the output stage devices in saturation (not just the cascode transistor) and we have to do this while being mindful of the compliance voltage (keeping V_{th} for $M2$ and $M4$ low as we have more control over this: $V_{bs} = 0$).

This topology is quite outstanding all output devices in saturation while managing to keep V_{ds} low for $M2$ & $M4$!