

# Status of LAr Phase-I Upgrade

ATLAS Week – 16 FEBRUARY 2017

Alessandra Camplani – Università' degli studi and INFN Milano  
On behalf of the LAr Phase 1 group

# Outline


- Introduction
- LAr Phase-I Upgrade Project
  - LAr Demonstrator
  - Baseplane and LSB
  - Front End: LTDB
    - ASICs
    - Development
  - Back End: LDPS
    - AMC
    - Carrier
- Summary

# Introduction


# Calorimeter Upgrade

LAr Phase-I upgrade: **new calorimeter trigger electronics** with increased granularity and functionality for LAr calorimeter level 1 trigger

Trigger Tower



LAr Phase 1  
Upgrade



## Trigger Tower to Super Cells:


- Granularity increased 10 times per each trigger tower
- Provided information for each calorimeter layer for the full  $\eta$  range
- Finer segmentation in the front and middle layers of the EM barrel and endcap
- Higher resolution and shower information

# Motivation and strategy

- Main goals: deal with the **luminosity increase**, maintaining a **low-pT lepton threshold** and keeping the **same trigger bandwidth**


With the new Phase-I electronics:

- Make use of **shower shape variables**: a more sophisticated rejection of jet backgrounds
- **Level-1 threshold** for a given bandwidth of e.g. 20 kHz (28.5 GeV assuming Run 2 conditions) could be lowered by 7 GeV



$$R_{\eta} = \frac{E_{T, \Delta\eta \times \Delta\phi=0.075 \times 0.2}}{E_{T, \Delta\eta \times \Delta\phi=0.175 \times 0.2}}$$

Ratio between the transverse energy of a Super Cells group of dimension 3x2 and the transverse energy of a group 7x2.




# LAr Phase-I Upgrade Project


# Current system

- Schematic block diagram of the current LAr readout electronics architecture.
- The LAr ionization signal proceeds upwards, through the FE crates mounted on the detector to the BE electronics in the USA15.

Electronics to be addressed  
for Phase-I Upgrade



# LAr Phase-I Project




➤ New elements are highlighted in **RED**



# LAr Demonstrator

- Demonstrator installed in summer 2014
  - 2 **LTDBs** readout via **ABBA** boards
- Biweekly system test and demonstrator integration meeting
- Successful 2016 ATLAS **pp data taking**
- No L1Topo during **HI period**
  - LArABBA partition active for some runs, triggering on Physics + Calo
- Getting more **EOS space**
  - EOS request accepted
  - Rights given, data moved to the new data path:  
`/eos/atlas/atlascerngroupdisk/larg-upgrade/ABBA/ATLAS/rawdata`




# LAr Demonstrator (2)

Matched example shower in 313285


■ Example shower in 20:2, lb=221, bcid=465, lfid=3858919763, ttype=0x84

## ➤ Development and analysis works are making progress


- Continuous **development** on **firmware** and **software**
  - Corrected latency shift happening during long runs
  - Introduce ID for tracing packets between FPGAs
  - Integration of ABBA as a new segment of ATLAS
- **Calibration** data taking has been carried out
- **New Ntuples** format for demonstrator data




Raw ramp measurements



ADC to DAC linearity




- Two trees in file:
  - tree\_run** Variables common to all events. Only one entry per file.
  - tree\_evt** Event dependent variables. One entry per event.



# Baseplane

## ➤ FDR of Baseplanes : 30 June 2015


- **EMB and EMECStd** full contract awarded, first item to arrive around the end March 2017 (100 pcs)
  - PRR to release production around April 2017
- **HEC** prototype done, advance testing, preparing production (8 pcs)
- **FCAL** side A prototype under test. FCAL side C needs a modified design (2 pcs)
- **EMEC SP** Prototype in fabrication (8 pcs)
- Manufacturer identified for *RF springs* (original 2005 vendor dismissed), trying to pass full PO from CERN






# Layer Sum Board

- **FDR of LSBs: 30 June 2015**
  - **First part of LSB PRR on July 19:**  
<https://indico.cern.ch/event/547081/>
  - **Second part of LSB PRR on October 19:**  
<https://indico.cern.ch/event/574104/>
- All qualifications done
  - Single lot opamps ordered and arrived
  - LSBs production ongoing



# LTDB: ADC


- **PDR of ADC (May 2014)** : use Nevis ASIC
  - Power, latency gain
- **Nevis13 - Nevis14**: found digital issue (2015), ADC producing “bad codes” = “spikes” @~10 Hz
- **Nevis15 chip**: “minimal” modification (no analog changes)
- Available March 2016 and tested on 64 channels board: **OK**
  - QA to select good chips
- Mini-production end 2016 for ~180 chips for the assembly of LTDB prototypes



# LTDB: LOCx2 & LOCId

## ➤ LOCx2 (Serializer) / LOCId (opt. Link)

- Baseline option **250 nm SOS** (Silicon On Sapphire)
  - After production failure, **130 nm CMOS backup solution**
    - LArTDS: serializer based on GBTx IPs
    - Design done (submission August 2016)
    - Chips delivered, currently under test
    - First operation seems OK.
- **4 different processed wafers** received on August 2016 : **OK**, minor yield differences
- Ordered full production of 20 wafers: **16/20 OK**.
  - Dies starting to be packaged now.
  - Should have proof of functioning at the end of February
- **If all OK** (yield  $\sim > 50\%$ ), sufficient chips in hand next months
- **QA plans** in preparation and **radiation tests** to be repeated







# LTDB Development

## ➤ LTDB 64ch prototype

- Fully tested
- Checked all chip control
  - GBTx, GBT-SCA, MTx, MTRx
  - Nevis14 - Nevis15
- Also September LOCx2, all OK
- Confidence building for 320 channels prototype

## ➤ LTDB pre-prototype 320ch

- Design Integration learning
- Large board manufacturing
- Analog performance check @ Saclay
- Digital Readout tested at BNL with FELIX board




# LTDB Development (2)

## ➤ LTDB prototype

- Gerber merged at the end of December
- Some delay came from details Milano/Saclay/BNL for the PDB (Power Distribution Board) pins + monitoring signal
- PCBs received Jan 31st. Board expected end February
- Tests in ~March @ BNL, @ Saclay
- **AIM:** 2 LTDB prototypes could be used to **replace LTDB demonstrators** in January 2018

## ➤ Power Distribution Board (PDB)

- Based on FEAST device from CERN, development on going (Milano)
- PDB design and submission by end February 2017
- Joint test LTDB-PDB (expected April 2017) will define FE reviews
  - FDR of LTDB, PRRs of ASICS (~May 2017)





# LDPS Development


## ➤ LATOME

- Based on Altera Arria10 FPGA
- AMC : LATOME V2 ready at the end of 2016
  - Functional tests : OK
  - Optical tests : PRBS @12.8Gb/s OK

## ➤ Carrier board V1 2015, FDR passed with AMC

- V2 available since Spring 2016
  - On board Ethernet HW chip
- V3 already assembled
  - Test ongoing
  - To be used in further integration


Fibers: work in progress for pre-series



# LDPS Firmware


## ➤ LATOME firmware development ongoing

- Block deliverables:
  - quite some groups contributing
- Emphasis on simulation and integration
- Latency and resources verified at each major step
- Adapt to System Test milestones : implement on HW



## ➤ Carrier firmware development ongoing


- Development of Carrier firmware continues with emphasis on completing a baseline project
- Testing of Carrier hardware and firmware at EMF will be ongoing (TTC, 1GbE, 10GbE etc.)
- Stability issue of uBlaze project to be addressed



# Back End System Test

## ➤ Demonstrate feasibility of BE system

- Pass PRR for releasing series board production
- Show operation of all parts of system
- Verify operation of FPGAs
- Test Power-Cooling in ~final conditions
- Boost coding, testing and debugging of FW
- Boost coding, testing and debugging of Online SW (incl. TDAQ)
- Mobilize whole LAr Ph-1 community
- Eventually connect to LTDB
  - Full system test



# Back End System Test(2)

- ST-M0 completed on November 2016
  - Clock from FELIX well recovered on LArC and LATOME
- ST-M1 had a slight delay, ~OK on January 2017
  - Good progress on firmware and software side to R&W in registers via 1GbE
- DCS monitoring completed for ST-M2 on December 2016
- ST-M3 will be the next major milestone: planned for March 2017
  - Inject LTDB data, and readout FEX data for comparison
- ST-Mxx to M11: the last one to be completed ~Fall 2017

Milestone	Date of Completion	Goal (done at EMF)
M0	15/10/2016	<ul style="list-style-type: none"> <li>• <b>Recover the TTC clock</b> with LArC up to LATOME v1 (FW needed to be ready). Running: 1 LArC + 1 LATOME v1 + 1 Felix (TTC only) Test done in the ATCA crate moved from building 104 to EMF.</li> </ul>
M1	1/11/2016	<ul style="list-style-type: none"> <li>• <b>Board configuration:</b> hw, some mapping and some calibration parameters via <b>Largonline</b> → to be determined: which registers we want to use</li> <li>• <b>Read board status:</b> information to IS via 1 GbE (preliminary check that the links are working, to be check again during M3 while reading LTDB data)</li> </ul>
M2	1/11/2016	<ul style="list-style-type: none"> <li>• <b>DCS:</b> understand how to deal with DCS and get monitoring info (T, V, I histograms)</li> </ul>
M3	1/12/2016	<ul style="list-style-type: none"> <li>• <b>FEX test:</b> 1 LATOME inject &amp; read (A) + 1 LATOME operating (B), A inject LTDB data into B, B compute E<sub>T</sub> and send FEX data to A (via μPods), check that data injected and read by A are OK via base interface (1 GbE)</li> <li>• <b>Power and thermal tests</b> (test by varying the number of samples used for the E<sub>T</sub> computation)</li> <li>• <b>Overnight tests</b></li> </ul>
M4	15/12/2016	<ul style="list-style-type: none"> <li>• <b>L1A, Trigger Type and BCR decoding</b> (possible other TTC commands) [GBT down flow]</li> <li>• <b>Check time alignment</b> (BCR in injected data compared to BCR from FELIX)</li> </ul>
M5	15/01/2017	<ul style="list-style-type: none"> <li>• <b>Readout TDAQ data with FELIX</b> (possible other TTC commands) [GBT up flow]</li> <li>• <b>BUSY test</b> (to be discussed with L1CALO)</li> <li>• <b>Stress test:</b> run &gt;100 kHz to see the freq. max (need some basic "HLT" to write on disk only reasonable amount of data)</li> </ul>
M6	15/01/2017	<ul style="list-style-type: none"> <li>• <b>Readout monitoring data</b> of operating LATOME through 10 GbE (fabric interface), write on disk.</li> </ul> <p>To be determined: which data we want to monitor</p>
M7	1/02/2017	<ul style="list-style-type: none"> <li>• <b>LATOME v2:</b> redo up to M6 with LATOME v2</li> <li>• <b>Fully functional user code</b> (use all constants, complete mapping)</li> </ul>
M8	8/02/2017	<ul style="list-style-type: none"> <li>• <b>Operate 2 LATOME</b> (can be done first with v1 in case v2 is not yet ready), check time alignment</li> </ul>
M9	15/02/2017	<ul style="list-style-type: none"> <li>• <b>Operate 4 LATOME</b></li> <li>• <b>Test time alignment:</b> use fibres of different length? (or simply put some delays in FW)</li> </ul>
M10	28/02/2017	<ul style="list-style-type: none"> <li>• <b>Operate 2 carriers</b> (8 LATOME), 2 TTC to test delay between them</li> </ul>
Final	March 2017	<p>Full setup running in an ATCA crate:</p> <ul style="list-style-type: none"> <li>• <b>12 LATOME v2</b> running fully functional user code (e.g. compute E<sub>T</sub> + saturation detection)</li> <li>• <b>3 LATOME</b> emulating LTDB + FEX (+3 optical splitter)</li> <li>• <b>mini Felix</b> reading TDAQ data (warning: only 4 GBT links whereas 5 needed for 1 carrier → not all GBT links can be tested together)</li> <li>• <b>Power &amp; Thermal tests</b></li> </ul>

# Summary

# Summary


- LAr Demonstrator has successful 2016 ATLAS pp data taking
  - Preparation for 2017 run has started
- Baseplane is making progress
  - Manufacturer identified for *RF springs*, trying to pass full PO from CERN
- LSBs production ongoing
  - Passed PRR in October successfully
- Front end LTDB
  - Nevis15 ADC tested on 64 channels board and OK, plan to address it by QA
  - LOCx2 16/20 wafer are ok, proof of functioning at the end of February
  - LTDB board development is progressing well with baseline design: FDR by spring 2017
- Back end LDPS
  - LATOME V2 ready at the end of 2016, functional tests OK
  - Carrier V3 assembled
  - Firmware development is making good progress and BE system integration is marching to the next major milestone

# Backup slides



# Test setup

- 1 carrier :
  - Inject « LTDB » data
  - Read « FEX » data
  - → data verification
  - 3 optical splitters 1→4 : feed the 3 other carriers
- 3 carriers running user code :
  - compute  $E_T$  for L1 (FEX)
  - Send data to TDAQ via FELIX
- TTC signal via FELIX
- Data Monitoring via 10 GbE
- Test done at EMF





# Number of boards

LTDB : 124

LAr Carrier : 31

LATOME : 124

# Planning (1)


Milestone	Date of Completion	Goal (done at EMF)	Online SW	FW	HW	People involved
M0	15/10/2016	<ul style="list-style-type: none"> <li><b>Recover the TTC clock</b> with LArC up to LATOME v1 (FW needed to be ready). Running: 1 LArC + 1 LATOME v1 + 1 Felix (TTC only) Test done in the ATCA crate moved from building 104 to EMF.</li> </ul>	IPMC soft ready (no other online sw needed) → power the board properly	Test of clock for LArC, LATOME with FELIX	<ul style="list-style-type: none"> <li>1 LATOME v1</li> <li>1 LArC v2.1</li> <li>1 pseudo-FELIX</li> <li>1 PC (felix) on GPN</li> <li>ATCA crate</li> <li>1 PC with a screen (to run quartus, vivado...). on GPN</li> <li>1 switch for ATCN</li> </ul>	<b>software:</b> Fatih, Danièle <b>firmware:</b> Nicolas DD, Ken, Dean, Bernard, Nour, Franck <b>EMF installation:</b> Luis, Guy Andrei, Alexis, Ken, Dean, Dirk
M1	1/11/2016	<ul style="list-style-type: none"> <li><b>Board configuration:</b> hw, some mapping and some calibration parameters <b>via Largonline</b> → to be determined: which registers we want to use</li> <li><b>Read board status:</b> information to IS via 1 GbE (preliminary check that the links are working, to be check again during M3 while reading LTDB data)</li> </ul>	<ul style="list-style-type: none"> <li>Partition "EMF_Phase1" with GUI</li> <li>Calibration: dedicated DB (if not yet ready can start with already existing static config)</li> <li>hw config: OKS</li> <li>mapping: OKS</li> </ul>	Read and write in registers	+ 1 switch ATCA	<b>software:</b> Fatih, Alexis <b>firmware:</b> Determined by FW group
M2	1/11/2016	<ul style="list-style-type: none"> <li><b>DCS:</b> understand how to deal with DCS and get monitoring info (T, V, I histograms)</li> </ul>		Determine critical FPGA parameters to be monitored by DCS (via ATCA)	+1 PC running DCS software	<b>DCS:</b> Sergey <b>firmware:</b> Nicolas DD, Alexis, Dean <b>software:</b> Fatih (IPMC, MMC)
M3	1/12/2016	<ul style="list-style-type: none"> <li><b>FEX test:</b> 1 LATOME inject &amp; read (A) + 1 LATOME operating (B). A inject LTDB data into B, B compute <math>E_T</math> and send FEX data to A (via <math>\mu</math>Pods), check that data injected and read by A are OK via base interface (1 GbE)</li> <li><b>Power and thermal tests</b> (test by varying the number of samples used for the <math>E_T</math> computation)</li> <li><b>Overnight tests</b></li> </ul>	Read FEX data + check	<ul style="list-style-type: none"> <li>Generate LTDB data (pulse)</li> <li>Compute <math>E_T</math></li> <li>Read and check FEX data</li> </ul>	+1 LATOME v1	<b>software:</b> Fatih, Alexis <b>firmware:</b> Determined by FW group
M4	15/12/2016	<ul style="list-style-type: none"> <li><b>L1A, Trigger Type and BCR decoding</b> (+possible other TTC commands) [GBT down flow]</li> <li><b>Check time alignment</b> (BCR in injected data compared to BCR from FELIX)</li> </ul>	LTP program to generate different Trigger Type	<ul style="list-style-type: none"> <li>Decoding of TTC</li> <li>Check of time alignment (put by hand some delay in the FW)</li> </ul> <p>To be determined: GBT stream got from FELIX send well TTC commands</p>		<b>software:</b> Alexis <b>firmware:</b> Determined by FW group

# Planning(2)

M5	15/01/2017	<ul style="list-style-type: none"> <li>• <b>Readout TDAQ data with FELIX</b> (+possible other TTC commands) [GBT up flow]</li> <li>• <b>BUSY test</b> (to be discussed with L1CALO)</li> <li>• <b>Stress test</b>: run &gt;100 kHz to see the freq. max (need some basic "HLT" to write on disk only reasonable amount of data)</li> </ul>	[Offline analysis of data]	GBT link fully bidirectional	FELIX-PX moved to ATCN + 1 PC with 10 GbE	<b>software</b> : Fatih. Alexis <b>firmware</b> : Determined by FW group
M6	15/01/2017?	<ul style="list-style-type: none"> <li>• <b>Readout monitoring data</b> of operating LATOME through 10 GbE (fabric interface), write on disk.</li> </ul> <p>To be determined: which data we want to monitor</p>	Develop readout via push mode? (pull mode may be less efficient)	fabric readout		<b>software</b> : Fatih. Alexis <b>firmware</b> : Determined by FW group
M7	1/02/2017	<ul style="list-style-type: none"> <li>• <b>LATOME v2</b>: redo up to M6 with LATOME v2</li> <li>• <b>Fully functional user code</b> (use all constants, complete mapping)</li> </ul>	Constants read from DB	User code fully functional	<ul style="list-style-type: none"> <li>• 1 LATOME v2 (operating)</li> <li>• 1 LATOME v1 or v2 (I&amp;R)</li> </ul>	<b>software</b> : Fatih. Alexis <b>firmware</b> : Determined by FW group
M8	8/02/2017	<ul style="list-style-type: none"> <li>• <b>Operate 2 LATOME</b> (can be done first with v1 in case v2 is not yet ready), check time alignment</li> </ul>			<ul style="list-style-type: none"> <li>• 2 LATOME (operating)</li> <li>• 2 LATOME (I&amp;R)</li> </ul>	
M9	15/02/2017	<ul style="list-style-type: none"> <li>• <b>Operate 4 LATOME</b></li> <li>• <b>Test time alignment</b>: use fibres of different length? (or simply put some delays in FW)</li> </ul>			<ul style="list-style-type: none"> <li>• 4 LATOME (oper.)</li> <li>• 1 LATOME (I&amp;R) [can also use 2 other LATOME v1 to read in total 3 operating LATOME]</li> <li>• 2 LArC</li> <li>• 1 optical split. 1→4</li> </ul>	Bernard test that the optical splitting 1→4 is working
M10	28/02/2017	<ul style="list-style-type: none"> <li>• <b>Operate 2 carriers</b> (8 LATOME), 2 TTC to test delay between them</li> </ul>			<ul style="list-style-type: none"> <li>• 8 LATOME (operating)</li> <li>• 2 LATOME (I&amp;R)</li> <li>• 3 LArC</li> <li>• 2 optical split. 1→4</li> <li>• 2 FELIX</li> </ul>	
Final	March 2017	Full setup running in an ATCA crate: <ul style="list-style-type: none"> <li>• <b>12 LATOME v2</b> running fully functional user code (e.g. compute <math>E_T</math> + saturation detection)</li> <li>• <b>3 LATOME</b> emulating LTDB + FEX (+3 optical splitter)</li> <li>• <b>mini Felix</b> reading TDAQ data (warning: only 4 GBT links whereas 5 needed for 1 carrier → not all GBT links can be tested together)</li> <li>• <b>Power &amp; Thermal tests</b></li> </ul>			<ul style="list-style-type: none"> <li>• 15 LATOME (12 operating, 3 I&amp;R)</li> <li>• 4 LArC</li> <li>• 3 optical split. 1→4</li> <li>• 1 PC running DCS software</li> <li>• 1 PC with 10 GbE for data monitoring</li> <li>• 2 PC for (mini)FELIX [only 1 PC if regular FELIX available]</li> <li>• 1 PC with a screen (to run quartus, vivado...)</li> <li>• 18 cables of 48 fibres MTP (for <math>\mu</math>PODs)</li> </ul>	

# Phase-I Data Flow

## LAr Phase 1 Data Flow



# Phase-I Data Flow

## LAr Phase 1 Data Flow

