<u>TASK</u>: Explain how signals rden\_bank, wren\_bank, and addr\_bank are obtained in module Isu\_dccm\_mem.

```
for (genvar i=0; i<pt.DCCM_NUM_BANKS; i++) begin: mem_bank

assign wren bank[i] = dccm_wren & ((dccm_wraddr_hi[2+:pt.DCCM_BANK_BITS] == i) / (dccm_wraddr_lo[2+:pt.DCCM_BANK_BITS] == i));

assign addr_bank[i] = dccm_rden & ((dccm_rd_addr_hi[2+:pt.DCCM_BANK_BITS] == i) / (dccm_wraddr_lo[2+:pt.DCCM_BANK_BITS] == i));

assign addr_bank[i][(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] = wren bank[i] ? (((dccm_wr_addr_hi[2+:pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS] :

dccm_wr_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) :

(((dccm_rd_addr_hi[2+:pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) :

dccm_rd_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]) :

dccm_rd_addr_hi[(pt.DCCM_BANK_BITS+DCCM_WIDTH_BITS)+:DCCM_INDEX_BITS]);
```

## Signal wren bank

- In our case, DCCM\_NUM\_BANKS=4, thus signal wren\_bank[3:0] contains 4 bits, one per bank. Writing bank *i* is enabled when wren bank[i]==1.
- If the LSU sets signal dccm\_wren (we analysed this signal in Lab 13), one or two banks are written (depending on the access being aligned or unaligned), as determined by field Bank of the address provided in: dccm wr addr lo and dccm wr addr hi.

## Signal rden bank

- In our case, DCCM\_NUM\_BANKS=4, thus signal rden\_bank[3:0] contains 4 bits, one per bank. Reading of bank *i* is enabled when rden\_bank[i]==1.
- If the LSU sets signal dccm\_rden (we analysed this signal in Lab 13), one or two banks are read (depending on the access being aligned or unaligned), as determined by field Bank of the addresses provided in: dccm\_rd\_addr\_lo and dccm\_rd\_addr\_hi.


## Signal addr bank

- Signal addr bank[3:0][9:0] contains 8 10-bit addresses, one per bank.
  - o In case of a write, the address is obtained in signal dccm\_wr\_addr\_lo (upon an aligned write), or signals dccm\_wr\_addr\_lo and dccm wr addr hi (upon an unaligned write).
  - o In case of a read, the address is either in signal dccm\_rd\_addr\_lo (upon an aligned read), or signals dccm\_rd\_addr\_lo and dccm\_rd\_addr\_hi (upon an unaligned read).

<u>TASK</u>: Simulate an unaligned read to the DCCM and analyse how it is handled inside the DCCM. You can use the program used above ([RVfpgaBooleanPath]/Labs/Lab20/LW-SW\_Instruction\_DCCM/) and simply substitute the load instruction as follows:

```
lw t3, (t4) \rightarrow lw t3, 1(t4)
```





- Signal dccm rden = 0x03, thus two banks are enabled for reading.
- Two values are provided to the core:

```
o dccm_rd_data_lo = 0x410000000C
o dccm rd data hi = 0x02000000D
```

- The core aligns the value into signal lsu ld data m = 0x0D0000000
- A few cycles later, the value plus one is written in the DCCM: dccm\_wr\_data\_lo = 0x1E0D000001

**TASK**: Simulate a DCCM bank conflict by modifying the program from [RVfpgaBooleanPath]/Labs/Lab20/LW-SW\_Instruction\_DCCM/).

**1**<sup>st</sup> **modification:** Remove the 20 nop instructions, regenerate the simulation, and analyse the 1w and the sw in a random iteration of the loop.

 $2^{nd}$  modification: Replace the sw instruction for 4 consecutive sw instructions (each accessing a different bank), making the lw and sw try to access the same bank in the same cycle:


```
sw t3, (t4) \rightarrow sw t3, (t4)
sw t3, 4(t4)
sw t3, 8(t4)
sw t3, 12(t4)
```

Test different offset combinations and compare a program with no conflicts and a program with bank conflicts.

```
REPEAT_Access:
lw t3, (t4)
```




```
add t3, t3, t5
sw t3, (t4)
sw t3, 4(t4)
sw t3, 8(t4)
sw t3, 12(t4)
add t4, t4, 4
bne t4, t6, REPEAT_Access # Repeat the loop
```



In this case, the load to bank 2 and the store to bank 8 (last cycle shown in the figure) can happen in the same cycle.

```
REPEAT_Access:
    lw t3, (t4)
    add t3, t3, t5
    sw t3, 8(t4)
    sw t3, 12(t4)
    sw t3, (t4)
    sw t3, 4(t4)
    add t4, t4, 4
    bne t4, t6, REPEAT Access # Repeat the loop
```





In this case, the store to bank 2 has to be delayed 1 cycle as it conflicts with the load to the same bank (last two cycles shown in the figure).

## 1. EXERCISES

1) Do the same analysis as was done for CoreMark but this time using the Dhrystone benchmark. A Catapult project that contains the Dhrystone benchmark is in: [RVfpgaPath]/RVfpga/Labs/Lab20/RealBenchmarks/Dhrystone. As required by all benchmarks, this Dhrystone benchmark has been adapted to the specific system, in this case the RVfpgaEL2 System. File Test.c is similar the one used in CoreMark but it invokes function main dhry(), which includes the Dhrystone benchmark itself.

**Execution using Main Memory:** 



```
# P ? $ 1 5 Ø
Get Started
                        C Test.c
 src > C Test.c > 分 main
               pspMachinePerfCounterSet(uiCounter: D_PSP_COUNTER0, uiEvent: D_CYCLES_CLOCKS_A
               pspMachinePerfCounterSet(uiCounter: D_PSP_COUNTER1, uiEvent: D_INSTR_COMMITTED
               pspMachinePerfCounterSet(uiCounter: D PSP COUNTER2, uiEvent: D D BUD TRANSACTION
               pspMachinePerfCounterSet(uiCounter: D PSP COUNTER3, uiEvent: D I BUS TRANSACTION
               /* Modify core features as desired */
_asm("li t2, 0x000");
               __asm("csrrs t1, 0x7F9, t2");
               main_dhry();
               ee_printf(fmt: "Cycles = %d\n", cyc_end-cyc_beg);
ee_printf(fmt: "Instructions = %d\n", instr_end-instr_beg);
               ee\_printf(fmt: "Data Bus Transactions = $d\n", LdSt\_end-LdSt\_beg);
               ee_printf(fmt: "Inst Bus Transactions = %d\n", Inst_end-Inst_beg);
D
  40
                                                               SERIAL TERMINAL
             should be:
  Arr_2_Glob[8][7]:
should be:
Ptr_Glob->Ptr_Comp:
should be:
                            10010
Number Of Runs + 10
                            ff54 ___
(implementation-dependent)
     Discr:
            should be:
     Enum_Comp:
should be:
     Int_Comp:
should be:
   Should be.

Str Comp:

Str Comp:

Str Comp:

Next_Ptr_Glob->Ptr_Comp:ff54

should be: (implementation-dependent), same as above

0
                                                                         should be: DHRYSTONE PROGRAM, SOME STRING
     Enum_Comp:
should be:
     Int_Comp:
should be:
                            18
DHRYSTONE PROGRAM, SOME STRING
     Str_Comp:
                                                                         should be: DHRYSTONE PROGRAM, SOME STRING
   Int_l_Loc:
should be:
   Int_2_Loc:
should be:
   Int_3_Loc:
should be:
  Enum_Loc:
should be:
   Str_1_Loc:
Str_2_Loc:
                           DHRYSTONE PROGRAM, 1'ST STRING
DHRYSTONE PROGRAM, 2'ND STRING
                                                                                         DHRYSTONE PROGRAM, 1'ST STRING
DHRYSTONE PROGRAM, 2'ND STRING
                                                                         should be:
should be:
   User time \boldsymbol{\theta} Measured time too small to obtain meaningful results Please increase number of runs
   Cycles = 18931226
Instructions = 6990305
Data Bus Transactions = 4063184
Inst Bus Transactions = 760
```

Execution using -O3:



```
Get Started
                     C Test.c
 src > C Test.c > 分 main
              __asm("csrrs t1, 0x7F9, t2");
              main dhry();
              ee_printf(fmt: "Cycles = %d\n", cyc_end-cyc_beg);
              ee printf(fmt: "Instructions = %d\n", instr_end-instr_beg);
              ee printf(fmt: "Data Bus Transactions = %d\n", LdSt_end-LdSt_beg);
              ee printf(fmt: "Inst Bus Transactions = %d\n", Inst end-Inst beg);
\Box
  40
                         DEBUG CONSOLE TERMINAL
                                                        SERIAL TERMINAL
  Arr_2_Glob[8][7]:
should be:
Ptr_Glob->Ptr_Comp:
should be:
                         10010
                         Number_Of_Runs + 10
ff50
                         (implementation-dependent)
    Discr:
           should be:
    Enum_Comp:
should be:
    Str_Comp: DHRYSTONE PROGRAM, SOME STRING
Next_Ptr_Glob->Ptr_Comp:ff50
                                                                 should be: DHRYSTONE PROGRAM, SOME STRING
           should be:
                         (implementation-dependent), same as above
    Discr:
           should be:
     Enum Comp:
           should be:
    Int_Comp:
should be:
     Str Comp:
                         DHRYSTONE PROGRAM, SOME STRING
                                                                  should be: DHRYSTONE PROGRAM, SOME STRING
  Int_1_Loc:
should be:
  Int_2_Loc:
should be:
  Enum_Loc:
should be:
  Str_1_Loc:
Str_2_Loc:
                        DHRYSTONE PROGRAM, 1'ST STRING
DHRYSTONE PROGRAM, 2'ND STRING
                                                                                DHRYSTONE PROGRAM, 1'ST STRING
DHRYSTONE PROGRAM, 2'ND STRING
                                                                  should be:
  User time 0
    easured time too small to obtain meaningful results
   Please increase number of runs
   Cycles = 6088703
Instructions = 2660090
  Data Bus Transactions = 1470755
Inst Bus Transactions = 456
```

- 2) Enable/disable various core features as described in Lab 11. Compare the performance results that is, values of the HW Counters when executing the programs on these modified cores. Run all programs (CoreMark, Dhrystone) on these modified RVfpga Systems on the Boolean board. Variations include:
  - a. Using different Branch Predictor configurations and implementations (such as always not-taken, Gshare, and the bimodal predictor implemented in Lab 16).



 Using various I\$/DCCM/ICCM configurations (such as different sizes or different I\$ Replacement Policies).

Solution not provided.