

## Outline for creating the ECE544 Project #1 Embedded System (Nexys4 DDR)

By Roy Kravitz ([roy.kravitz@pdx.edu](mailto:roy.kravitz@pdx.edu))

(Last updated: 24-Jan-2025)

*Note: The steps for the Boolean Board are pretty much the same, the differences being in the FPGA type, constraints file, and top-level module. This write-up is based on the Nexys A7 to keep it consistent with previous releases.*

There are many ways to create the Project #1 embedded system using the Block Design editor and IP Integrator. Some require undoing/redoin and exploring the capabilities, and quirks, of the IP Integrator.

These are the steps I followed (on my third try) that resulted in a working embedded system and a smooth handoff from Vivado to Vitis. I did not use the Digilent NexysA7 board file but rather specified the FPGA directly. I was able to do this because there was no need to include any of the devices supported in the board file, and because I had working nexysa7fpga.v and nexysa7fpga.xdc from the Getting Started project that was easy to modify.

*Note: the assumption is that you have added the ece544ip\_w25 IP repository as called out in the Project #1 write-up. If you haven't done that, please do so before you try to build embsys.*

Step	Screen	Action	Explanation/Comments
1	Add Sources	Create a new RTL project in Vivado. Include: <ul style="list-style-type: none"><li>• hdl/rgbPWM_r2.v</li><li>• hdl/nexysa7fpga.sv</li><li>• Constraints/nexysA7fpga.xdc</li></ul>	
2	Default Part	Use the dropdowns to select the xc7a100tcs324-1 component (Boolean: xc7s50csga324-1)	
3	New Project Summary	Check the description to see if it is what you expected. If it is not, press <i>Back</i> and make changes. If it is OK, click <i>Finish</i>	
4	Flow Navigator	Create a Block Design. Name it <b>embsys</b> (or whatever you like)	
5	Block Design/Diagram	Add a MicroBlaze IP block (not the Microblaze MCS). Run <i>Block Automation</i> to configure the MicroBlaze as follows: <ul style="list-style-type: none"><li>• Local Memory: 64KB</li><li>• Debug Module: Debug + UART</li><li>• Interrupt Controller: enabled</li></ul>	Only the non-default options are listed. The default is fine for the others

		<ul style="list-style-type: none"> <li>• Clock Connection: New Clocking Wizard</li> </ul>	
6	Block Design/Diagram	<p>Customize the Clocking Wizard (likely named <code>clk_wiz_1</code>) as follows:</p> <p>Clocking Options:</p> <ul style="list-style-type: none"> <li>• Clock Information/Input Clock/Primary: Single-ended clock capable</li> </ul> <p>Output Clocks:</p> <ul style="list-style-type: none"> <li>• <code>clk_out_2</code>: Port name: <code>clkPWM_10MHz</code>, Requested frequency: 10.000 MHz.</li> <li>• (scroll down) Reset Type: Active Low</li> </ul>	<p>The 10MHz clock will be used, in conjunction with the clock divider included in <code>rgbPWM</code> to create the PWM clock.</p> <p>The PLL's and MMCM's in the clock generator can create frequencies above and below the input clock but there are limits. 10MHz is within range but KHz frequencies are not.</p>
7	Block Design/Diagram	<p>Run <i>Connection Automation/All Automation</i> to create external signals for the system clock and system reset</p> <p><code>reset_RTL_0</code> is a cumbersome name for system reset so let's change it. Click on the signal name and select the <i>External Port Properties</i> tab. Change the name to <code>resetn</code>.</p>	<p>You can rename any external port this way. Consider changing other "cumbersome" names to names that are more to your liking.</p>
8	Block Design/Diagram	<p>Add a Fixed Interval Timer IP block to the diagram. Customize the FIT:</p> <ul style="list-style-type: none"> <li>• Number of Clocks: 50_000_000</li> </ul> <p>Customize the <code>MicroBlaze_0_xlconnect</code> block</p> <ul style="list-style-type: none"> <li>• Number of Ports: 1</li> </ul> <p>Connect the Interrupt output from the FIT to the <code>MicroBlaze_0_xlconnect In0[00]</code> port</p> <p>Run <i>Connection Automation/All Automation</i> to connect the clock and reset to the FIT</p>	<p>Why 50000000 for the FIT Number of Clocks? The input clock to the FIT is 100MHz. A count of 50_000_000 results in an interrupt rate of 2 HZ.</p> <p>The FIT interrupt is used to sample</p>

			the switches and pushbuttons in the application – a rate of ½ second is fast enough to be responsive to user input but not so fast that it affects the performance of the app
9	Block Design/Diagram	<p>Add and customize the following AXI IP blocks to the design. Do not Run Connection Automation until all the IP blocks have been added</p> <ul style="list-style-type: none"> <li>• <b>AXI Timer</b> – customize and configure for 32 bits, generate clock</li> <li>• <b>AXI GPIO</b> – customize to a single 32-bit output-only GPIO port</li> <li>• <b>Nexys4IO</b> – no customization needed</li> <li>• <b>PWMAalyzer x 3</b> – Three instances of the Digilent PWMAalyzer, one for the red segment, one for the green segment, and one for the blue segment of RGB2 LED. No customization is needed.</li> </ul> <p>Connect the <b>AXI Timer/generateout0</b> output to the <b>Nexys4IO/RGBLED_Clock</b> input</p> <p><i>Run Connection Automation/All Automation</i></p>	
10	Block Design/Diagram	<p><i>Right-click</i> on the <b>Nexys4IO</b> IP block and select <i>Make External</i>. This will make all the <b>Nexys4IO</b> ports External which brings them up the hierarchy to the top-level model (<b>nexysa7fpga.v</b>) where they are mapped to the correct pins on the FPGA in the top-level port list and specified in the <b>nexysA7fpga.xdc</b> pin constraint file.</p> <p>Delete the <b>RGB1_Red_0</b>, <b>RGB1_Green_0</b>, and <b>RGB1_Blue_0</b> signals from <b>Nexys4IO</b> by selecting the ports in the block diagram and pressing Delete. The RGB1 LED segments are driven with the <b>rgbPWM</b> IP block.</p>	
11	Block	Add the following IP blocks to your embedded system:	

	Design/Diagram	<ul style="list-style-type: none"> <li>• <code>rgbPWM_r2</code>: <i>Right-click</i> in an empty area in the block diagram and select <i>Add Module</i>. Select <code>rgbPWM</code> in the dialog box.</li> <li>• Processor System Reset</li> </ul> <p>Customize the <code>rgbPWM</code> IP block:</p> <ul style="list-style-type: none"> <li>• Divide Count: 50</li> <li>• Use Divider: “1”</li> </ul> <p>Connect:</p> <ul style="list-style-type: none"> <li>• <code>proc_system_reset/peripheral_aresetn[0:0]</code> to <code>rgbPWM/reset</code></li> <li>• <code>clk_wiz_1/clkPWM_10MHz</code> to <code>rgbPWM/clock</code></li> <li>• <code>clk_wiz_1/clkPWM_10MHz</code> to <code>proc_system_reset/slowest_sync_clock</code></li> <li>• <code>resetn</code> to <code>proc_system_reset/ext_reset_in</code></li> </ul> <p><i>Right-click</i> on the <code>rgbPWM</code> IP block and select <i>Make External</i>. This will make the PWM outputs, and the control register input external. The control register input is connected to the GPIO output in the top-level module.</p>	
12	Block Design/Diagram	<p>Connect the following signals:</p> <ul style="list-style-type: none"> <li>• <code>rgbPWM/rgbRED</code> to <code>PWMAnalyzer_0/pwm</code></li> <li>• <code>rgbPWM/rgbGREEN</code> to <code>PWMAnalyzer_1/pwm</code></li> <li>• <code>rgbPWM/rgbBLUE</code> to <code>PWMAnalyzer_2/pwm</code></li> </ul>	
13	Block Design/Diagram	<p>Save your Block Design and validate it. The validation should be successful with no critical warnings</p> <p>Check the Address Map to make sure all the IO devices have unique IO ranges and that the local memory addresses are <code>0x0000_0000 – 0x0000_FFFF</code></p>	
14	Flow Navigator	Save (if not saved) the Block design and Generate Block Design	<p>It took about 10 minutes on my laptop to generate the block design, but I have a Quad core laptop w/ lots of memory and an SSD</p> <p>Note: I had 997</p>

			warnings but 0 errors and 0 critical warnings
15	Flow Navigator	<p>Follow the Synthesis/Implementation/Generate Bitstream steps from the Getting Started project:</p> <ul style="list-style-type: none"> <li>• Match the signals/ports in the embedded system instantiation to the MCU instantiation in <code>nexysa7fpga.sv</code></li> <li>• Synthesize the design and check the warnings</li> <li>• Implement the design and check the warnings</li> <li>• Associate the bootloop ELF files (Tools/Associate ELF Files...)</li> <li>• Generate the Bitstream</li> <li>• Export the hardware design, including the bitstream</li> </ul>	