**TASK:** The Register File is implemented in module **el2\_dec\_gpr\_ctl** and it isinstantiated in module **el2\_dec** (see Figure 7). Analyse both the Verilog code and the simulation of the main signals of module **el2\_dec\_gpr\_ctl** (available in file *[RVfpgaBooleanPath]/src/VeeRwolf/VeeR\_EL2CoreComplex/dec/el2\_dec\_gpr\_ctl.sv*), in order to understand how it works.

**Instantiation in module dec**:

A computer code on a black background

Description automatically generated

**Implementation of the 32 registers in module dec\_gpr\_ctl**:

A computer code on a black background

Description automatically generated

31 registers are implemented by instantiating 31 times module **rvdffe** (which you can find in file *[RVfpgaBooleanPath]/src/VeeRwolf/VeeR\_EL2CoreComplex/lib/beh\_lib.sv*). Note that the width of each **rvdffe** register is selected using a parameter, which in our case is 32 bits  rvdffe #(32). Register 0 is not necessary as RISC-V architecture forces it to be always 0.

**Register reading**:

A black background with white text and colorful numbers

Description automatically generated

2 read ports are implemented. Each one is assigned in the rd0/rd1 signals with the value of the register indicated by the raddr0/raddr1 signals. Note that the initial value of *j* is 1, thus the reading of register 0 always returns the value 0.

**Register writing**:

A screen shot of a computer code

Description automatically generated

A computer screen with text

Description automatically generated

3 write ports are implemented. Each register is written with the value provided in signals wd0/wd1/wd2, depending on the register address waddr0/waddr1/waddr2. The wen0/wen1/wen2 signals enable/disable the writing. Note that the initial value of *j* is 1, thus there is no write of register 0.

**TASK:** Execute the program on the Boolean board as explained in the GSG. You should obtain the results shown in Figure 11 for the four measured events. Explain and justify the results.

The program is made up by a loop with 6 instructions, which performs 1.000.000 iterations. Ideally it would take 6.000.000 cycles to execute; however, 1 cycle is lost per iteration due to the misprediction of the loop branch (remember that the Branch Predictor is disabled in this example).

**TASK:** Execute the program on the RVfpgaEL2-ViDBo simulator. You should obtain the same results as those when the program is executed on the board.

Same solution as previous task.

**TASK:** Measure other events in the Hardware Counters for the same program. For this purpose, you must change in file *Test.c* the configuration of the events to be measured. Note that the different events (shown in Table 1) can be configured using the macros defined in the PSP file *psp\_performance\_monitor\_eh1.h*. For example, if you want to measure the number of I$ misses instead of the number of branch misses, you must substitute in file *Test.c* line:

**pspMachinePerfCounterSe**t(D\_PSP\_COUNTER3, **D\_BRANCHES\_MISPREDICTED**);

for line:

**pspMachinePerfCounterSe**t(D\_PSP\_COUNTER3, **D\_I\_CACHE\_MISSES**);


Solution not provided for this exercise.

**TASK:** Propose other programs in the Test\_Assembly function and check if the different events provide the expected results. You can try other instructions such as loads, stores, multiplications, divisions… as well as hazards that provoke pipeline stalls.


Solution not provided for this exercise.

**TASK:** Test again the program provided at *[RVfpgaBooleanPath]\Labs\Lab11\HwCounters\_Example* and used in the previous section. In this case, enable the Gshare branch predictor and explain the results. You can execute it both on the physical board and on RVfpgaEL2-ViDBo.

**Execution on the board:**



**Execution on the RVfpgaEL2-ViDBo:**



When the Gshare BP is enabled, IPC achieves its optimal value of 1.