

**THE IMAGINATION UNIVERSITY PROGRAMME**

**RVfpgaEL2 Lab 19**

## **Instruction Cache**

# Introduction

In this and the next lab, we focus on the memory system of the RVfpgaEL2 System. Remember that the RVfpgaEL2 System includes a Main Memory, a Cache for instructions (I$) and two Scratchpad memories (also called closely-coupled memories), one for data (DCCM) and one for instructions (ICCM).

**NOTE:** Before starting to work on this lab, we recommend reading Sections 8.1-8.3 of the book by S. Harris and D. Harris, “*Digital Design and Computer Architecture: RISC-V Edition*”, Morgan Kaufmann [DDCARV].

In this lab, we focus on the operation of the Cache. Unfortunately, as mentioned before, the RVfpgaEL2 System does not include a data cache (D$). Thus, we cannot study a cache using the typical approaches where program data memory accesses are analysed. However, the RVfpgaEL2 System does include an I$, which we use in this lab to demonstrate the main concepts of Cache Memory. Most of the concepts explained in Section 8.3 of [DDCARV] are also applicable to an I$ and thus they are useful for our purposes.

We first describe how data are read from and written to Main Memory (Section 2), and then we delve into the operation and management of the I$ available in the RVfpgaEL2 System (Section 3).

# Main Memory Data Accesses

Even though we cannot use a D$ in this lab to explain the cache, we use data accesses to describe the RVfpgaEL2 System’s overall memory system. In Labs 13 and 14, we showed how loads and stores use both Main Memory and the DCCM. As explained in those labs, whenever the core needs to access data, the address is computed in the D Stage and then that data is read or written from/to Main Memory using the AXI Bus. The pipeline must be stalled for a few cycles when accessing Main Memory, but it does not stall when accessing the DCCM.

The next example illustrates a program that includes a load instruction followed by a store instruction, focusing on the read/write of Main Memory. Folder *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/LW-SW\_Instruction\_MainMemory* provides the Catapult project so that you can analyse, simulate, and modify the program as desired. The program, shown in Figure 1, traverses a 1,000-element array (uninitialized and used only for illustrative purposes), reading each element (lw instruction, highlighted in red), adding a constant to it, and storing the element (sw instruction, highlighted in red).

|  |
| --- |
| .globl Test\_Assembly  .data  D: .space 4000  .text  Test\_Assembly:  li t2, 0x000  csrrs t1, 0x7F9, t2  la t4, D  li t0, 4000  la t6, D  add t6, t6, t0  REPEAT:  **lw t3, (t4)**  add t3, t3, t4  **sw t3, (t4)**  add t4, t4, 4  bne t4, t6, REPEAT # Repeat the loop  INSERT\_NOPS\_4  ret  .end |

Figure 1. Example program

Open the project, build it, and open the disassembly file. Look for the lw instruction (0x000eae03) and the sw instruction (0x01cea023):

**0x00000470:** **000eae03**  **lw** **t3,0(t4)**

**…**

**0x00000478:** **01cea023**  **sw** **t3,0(t4)**




Figure 2. Simulation of a random iteration of the program from Figure 1

Figure 2 shows the simulation of a random iteration of the loop from Figure 1.

**TASK:** Replicate the simulation from Figure 2 on your own computer.

We next describe how memory reads and writes occur using Main Memory via the AXI bus.

* The processor reads data from Main Memory (yellow square in Figure 2) into t3. The reading starts in cycle *i* (the first cycle in the yellow square), when the write from the previous iteration has completed on the bus (i.e., when lsu\_axi\_wvalid goes from 1 to 0):
  + **Cycle *i*:** the effective address is sent to Main Memory through the AXI bus:
    - lsu\_axi\_arvalid = 1
    - lsu\_axi\_araddr = 0x000033A8
  + **Cycle *i*+4:** the read value is received through the AXI bus from Main Memory:
    - lsu\_axi\_rvalid = 1
    - lsu\_axi\_rdata (memory is not initialized in this program)
* The processor computes the addition (add t3, t3, t5) and writes the result to the Register File.
* The processor writes the value of t3 to Main Memory (red square):
  + **Cycle *i*+12:** the effective address and the data are sent to Main Memory through the AXI bus:
    - lsu\_axi\_awvalid = 1
    - lsu\_axi\_awaddr = 0x000033A8
    - lsu\_axi\_wvalid = 1
    - lsu\_axi\_wdata = 0x000033AC00000000
  + **Cycle *i*+16:** Main Memory notifies through the AXI bus that the write has been correctly carried out:
    - lsu\_axi\_bvalid = 1
    - lsu\_axi\_bresp = 00 (defined as: everything has worked alright)

**TASK:** Usingthe hardware (HW) Counters, measure the number of cycles, instructions, loads and stores in the program from Figure 1. How much time in total (both for reading and writing) does it take to access Main Memory? You can compare the execution when using Main Memory as in Figure 3 and when using the DCCM. Another Catapult project is provided at *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/LW-SW\_Instruction\_DCCM/*, which contains the same program prepared for reading from / writing to the DCCM. Remember that you can use either RVfpgaEL2-NexysA7 on the physical board or RVfpgaEL2-ViDBo on the virtual board.

**TASK:** Use the example from *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/LW\_Instruction\_MainMemory* to estimate the Main Memory read latency using the HW Counters. As in the previous task, you can use the example from *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/LW\_Instruction\_DCCM* to compare with a program with no stalls due to the memory accesses. Remember that you can use either RVfpgaEL2-NexysA7 on the physical board or RVfpgaEL2-ViDBo on the virtual board.

# Instruction Fetch from the Instruction Cache (I$)

In this section we analyse the operation of the Instruction Cache (I$) available in the RVfpgaEL2 System. We first describe how the I$ can be configured (Section 3.A) and then investigate how cache misses and hits are processed (Sections 3.B and 3.C), and finally we analyse the I$ Replacement Policy used in VeeR EL2 (Section 3.D).

1. **I$ Configuration**

The RVfpgaEL2 System’s I$ is highly configurable based on a set of parameters defined in file *[RVfpgaEL2NexysA7DDRPath]/src/VeeRwolf/VeeR\_EL2CoreComplex/include/el2\_param.vh*. The default RVfpgaEL2 System has the following I$ parameters:

ICACHE\_2BANKS : 5'h00 ,

ICACHE\_BANK\_BITS : 7'h01 ,

ICACHE\_BANK\_HI : 7'h03 ,

ICACHE\_BANK\_LO : 6'h03 ,

ICACHE\_BANK\_WIDTH : 8'h08 ,

ICACHE\_BANKS\_WAY : 7'h02 ,

ICACHE\_BEAT\_ADDR\_HI : 8'h05 ,

ICACHE\_BEAT\_BITS : 8'h03 ,

ICACHE\_BYPASS\_ENABLE : 5'h01 ,

ICACHE\_DATA\_DEPTH : 18'h00100 ,

ICACHE\_DATA\_INDEX\_LO : 7'h04 ,

ICACHE\_DATA\_WIDTH : 11'h040 ,

ICACHE\_ECC : 5'h00 ,

ICACHE\_ENABLE : 5'h01 ,

ICACHE\_FDATA\_WIDTH : 11'h044 ,

ICACHE\_INDEX\_HI : 9'h00B ,

ICACHE\_LN\_SZ : 11'h040 ,

ICACHE\_NUM\_BEATS : 8'h08 ,

ICACHE\_NUM\_BYPASS : 8'h02 ,

ICACHE\_NUM\_BYPASS\_WIDTH : 8'h02 ,

ICACHE\_NUM\_WAYS : 7'h02 ,

ICACHE\_ONLY : 5'h00 ,

ICACHE\_SCND\_LAST : 8'h06 ,

ICACHE\_SIZE : 13'h0008 ,

ICACHE\_STATUS\_BITS : 7'h01 ,

ICACHE\_TAG\_BYPASS\_ENABLE : 5'h01 ,

ICACHE\_TAG\_DEPTH : 17'h00040 ,

ICACHE\_TAG\_INDEX\_LO : 7'h06 ,

ICACHE\_TAG\_LO : 9'h00C ,

ICACHE\_TAG\_NUM\_BYPASS : 8'h02 ,

ICACHE\_TAG\_NUM\_BYPASS\_WIDTH : 8'h02 ,

ICACHE\_WAYPACK : 5'h01 ,

The I$ in the default RVfpgaEL2 System has 8KiB (ICACHE\_SIZE:8), 2 ways (ICACHE\_NUM\_WAYS:2) and a block size of 64B. You will analyse the remaining parameters in the next task. A simplified diagram of the I$ used in the default RVfpgaEL2 System is shown in Figure 3.




Figure 3. I$ internal design. The input signal to the I$ (ic\_rw\_addr) and the output signal from the I$ (ic\_rd\_data) is provided from/to the Cache Controller (module el2\_ifu\_mem\_ctl).


The RVfpgaEL2 System’s I$ is implemented in module **el2\_ifu\_ic\_mem**, included in file *[RVfpgaEL2NexysA7DDRPath]/src/VeeRwolf/VeeR\_EL2CoreComplex/ifu/el2\_ifu\_ic\_mem.sv*. This module instantiates two other modules:

* **EL2\_IC\_TAG**: This module includes the Tag Array (the red boxes shown in Figure 3) and the logic to compute the hit signal, ic\_rd\_hit. The module receives, among other signals, the Address, ic\_rw\_addr. It outputs, among other signals, signal ic\_rd\_hit, which is used by the Data Array to select the cache way where the hit takes place.

The tags read when an access to the I$ is performed are provided in signal w\_tout[1:0][31:12], as shown in Figure 3. The tags are compared with the most significant bits of the Fetch Address and the valid signal is checked in order to determine if a hit takes place. This is the Verilog code for the comparator:



* **EL2\_IC\_DATA**: This module is the Data Array, which includes the green boxes shown in Figure 3, as well as the 2:1 multiplexer that selects the data from the way where a hit takes place. The module receives, among other signals, the Fetch Address (ic\_rw\_addr) and the hit signal from the IC\_TAG module (ic\_rd\_hit). Based on these signals, the module reads a whole set and, if there is a hit, selects the 64-bit instruction bundle (ic\_rd\_data[63:0]) that must be sent to the VeeR EL2 processor. This is the Verilog code for the multiplexer that selects the 64-bit instruction bundle:



**TASK:** Analyse module **ifu\_ic\_mem** and the parameters of file *el2\_param.vh* to understand how the elements in Figure 3 are implemented.

1. **I$ Miss Management**

In this section, we show how instruction misses are managed in the processor. The example in Figure 4 illustrates a program that includes 16 sequential, uncompressed add instructions (which occupy 4\*16 = 64 bytes), shown in red in the figure, within a loop with 0x10000 iterations. Several nop instructions are placed before the 16 add instructions to force the 16 add instructions to be aligned on a block boundary. Folder *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/InstructionMemory\_Example* provides the Catapult project so that you can analyse, simulate, and modify the program as desired.

|  |
| --- |
| Test\_Assembly:  INSERT\_NOPS\_3 INSERT\_NOPS\_8 INSERT\_NOPS\_8  li t6, 0x10000  REPEAT: add t6, t6, -1  **add t0, t0, t0 add t1, t1, t1 add t2, t2, t2 add t3, t3, t3 add t4, t4, t4 add t5, t5, t5 add t6, t6, t6 add a7, a7, a7 add t0, t0, t0 add t2, t2, t2 add t1, t1, t1 add t3, t3, t3 add t4, t4, t4 add t6, t6, t6 add t5, t5, t5 add a7, a7, a7** INSERT\_NOPS\_8 INSERT\_NOPS\_8  INSERT\_NOPS\_8 INSERT\_NOPS\_8 INSERT\_NOPS\_8 INSERT\_NOPS\_8  bne t6, zero, REPEAT # Repeat the loop  ret |

Figure 4. Example program

Open the project, build it, and open the disassembly file. Notice that the first add instruction (0x005282b3) is at address 0x00000440 (which is aligned on a block boundary) and the sixteenth add (0x011888b3) is at address 0x0000047c.

**0x00000440: 005282b3 add t0,t0,t0**

**… … …**

**0x0000047c: 011888b3 add a7,a7,a7**

Figure 5 shows the simulation of the region around the first execution of the 16 add instructions, where the instructions are not in the I$ and a miss takes place.

**TASK:** Replicate the simulation from Figure 5 on your own computer. You can also analyse some things in more detail, such as the write to the I$ or the bypass of the initial instructions.




Figure 5. Simulation of the program from Figure 4 showing an I$ miss

This example illustrates how an I$ miss is handled in VeeR EL2. It shows the fetch of the 16 add instructions the first time they are executed. When these instructions are not in the I$ yet and they must be copied from Main Memory into the I$.

* You can see that an I$ miss is signalled ic\_act\_miss\_f2 = 1 in the first cycle shown in the figure. This triggers the request of the block through the AXI bus (ifu\_axi\_arvalid = 1).
* Then, the target block is requested in consecutive 64-bit chunks through the AXI bus.
  + Signal ifu\_axi\_arvalid goes high for several cycles. This signal indicates that the channel is signalling valid read address and control information.
  + During these cycles where ifu\_axi\_arvalid = 1 the initial addresses of the eight 64-bit chunks that make up the requested block are provided sequentially through the AXI bus using signal ifu\_axi\_araddr:
    - ifu\_axi\_araddr = 0x00000440
    - ifu\_axi\_araddr = 0x00000448
    - ifu\_axi\_araddr = 0x00000450
    - ifu\_axi\_araddr = 0x00000458
    - ifu\_axi\_araddr = 0x00000460
    - ifu\_axi\_araddr = 0x00000468
    - ifu\_axi\_araddr = 0x00000470
    - ifu\_axi\_araddr = 0x00000478
* The eight 64-bit chunks arrive sequentially to the processor through the AXI bus in signal ifu\_axi\_rdata.
  + Signal ifu\_axi\_rvalid, which indicates that the channel is receiving the required read data, goes high every two cycles.
  + Each of the eight 64-bit chunks (each containing two uncompressed add instructions) is provided in signal ifu\_axi\_rdata (this cannot be seen in Figure 5 – you can replicate the simulation on your computer to verify it):
    - ifu\_axi\_rdata = 0x00630333005282b3
    - ifu\_axi\_rdata = 0x01ce0e33007383b3
    - ifu\_axi\_rdata = 0x01ef0f3301de8eb3
    - ifu\_axi\_rdata = 0x011888b301ff8fb3
    - ifu\_axi\_rdata = 0x007383b3005282b3
    - ifu\_axi\_rdata = 0x01ce0e3300630333
    - ifu\_axi\_rdata = 0x01ff8fb301de8eb3
    - ifu\_axi\_rdata = 0x011888b301ef0f33
* The chunks are written sequentially to the I$ by enabling the ic\_wr\_en signal. Moreover, the instructions are bypassed from the I$ controller to the pipeline so that it can restart execution as soon as possible after the I$ miss. The two signals on the bottom (dec\_i0\_pc\_d\_ext and dec\_i0\_instr\_d) show the instructions at the D Stage executing sequentially.

1. **I$ Hit Management**

In this section we work with the same example from Section 3.B (Figure 4), but we now focus on analysing I$ hits. Figure 6 shows the second iteration of the loop when executing the program in Figure 4 (any iteration would be valid except the first one, which, as we analysed in Figure 5, experiences misses in the I$).

**TASK:** Replicate the simulation from Figure 6 on your own computer. Use file *test1\_Hit.tcl* (provided at *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/InstructionMemory\_Example*).




Figure 6. Simulation waveform for the program in Figure 4 illustrating an I$ hit

Analyse the simulation waveform in Figure 6. The iI$ hit occurs as follows:

* **Cycle 1:** The address of the first add instruction (add t0,t0,t0) in the program from Figure 4 is given in signal ic\_rw\_addr (ic\_rw\_addr[31:1] = 0x00000100. Note that the least significant bit is not provided as instructions must be 2-byte (16-bit) aligned).

TheTag Array and the Data Array are accessed using a subset of the Fetch Address, as shown in Figure 3. The result of the access will be available in the next cycle.

* **Cycle 2:** The two tags (w\_tout), one per cache way, are compared to the TAG field of the Fetch Address (ic\_rw\_addr\_ff). In this case, all tags are the same as the TAG field, however only one way (Way 0) is valid (ic\_tag\_valid = 01), thus a hit is signalled in Way 0: ic\_rd\_hit = 01.

Also, two 64-bit bundles are in signal wb\_dout\_way\_with\_premux. The 2:1 multiplexer from Figure 3 selects the data provided by Way 0. Thus:

ic\_rd\_data = 0x00630333005282b3

**Cycle 3:** The 64 bits selected by the I$ in cycle 2 are propagated to the D Stage, where the 32-bit instruction is selected into dec\_i0\_instr\_d = 0x005282b3. Note that these 32 bits correspond to the first add instruction.

Also, in this cycle another I$ hit happens and a new 64-bit bundle is selected into ic\_rd\_data = 0x0000000000630333

* **Cycle 4:** The 64 bits selected by the I$ in cycle 3 are propagated to the D Stage, where the 32-bit instruction is selected into dec\_i0\_instr\_d = 0x00630333. Note that these 32 bits correspond to the second add instruction.

Also, in this cycle another I$ hit happens and a new 64-bit bundle is selected into ic\_rd\_data = 0x01ce0e33007383b3

* **Cycle 5:** The 64 bits selected by the I$ in cycle 4 are propagated to the D Stage, where the 32-bit instruction is selected into dec\_i0\_instr\_d = 0x007383b3. Note that these 32 bits correspond to the third add instruction.

1. **I$ Replacement Policy**

This section describes the RVfpgaEL2 System’s cache replacement policy. As explained by Harris & Harris in Section 8.3.3 of [DDCARV], in set associative caches (also called simply associative caches), the cache must choose which block to evict when a cache set is full. The principle of temporal locality suggests that the best choice is to evict the least recently used block because it is least likely to be used again soon. Hence, most associative caches have a least recently used (LRU) replacement policy. However, tracking the least recently used way becomes complicated, thus approximate LRU policies (usually called Pseudo LRU) are often used and good enough in practice. Specifically, VeeR EL2 uses an approximate policy called **Binary Tree Pseudo LRU**.

**NOTE:** If you haven’t done so already, read Section 8.3.3 of [DDCARV]. Also, we recommend reading Section 4 of the Master Thesis by Gille Damien, “Study of Different Cache Line Replacement Algorithms in Embedded Systems” (8 March 2007), which you can find online at: <https://people.kth.se/~ingo/MasterThesis/ThesisDamienGille2007.pdf>. We refer to that document as [GiDa].

1. **Implementation of the Binary Tree Pseudo LRU policy in VeeR EL2**

As explained in [GiDa], a Binary Tree LRU policy, which is an approximation of an LRU policy, requires *N*-1 bits per set (which we call LRU State) for an *N*-way associative cache. Thus, in the case of our default RVfpgaEL2 System, where a 2-way Instruction Cache is used, only 1 bit is required per set to track the access history to the different ways. Note that in this case the Binary Tree LRU coincides with the LRU policy.

As explained in Section 3.B, when an I$ miss occurs, the block must be requested from Main Memory. When Main Memory supplies the cache block, it must be written into the I$. The SET field of the Fetch Address determines the I$ set where the new block must be written (see Figure 3). Two things can happen:

* The set is not full, meaning that one or more blocks are non-valid. In this case, the new block is written in the lowest way that contains a non-valid block.
* The set is full, meaning that all blocks are valid. In our processor, the Binary Tree LRU Replacement Policy determines which block must be evicted. This policy determines the way to replace based on the 1-bit LRU State of the Set, according to the following table:

|  |  |
| --- | --- |
| **LRU State** | **Way to replace** |
| 0 | Way 0 |
| 1 | Way 1 |

The following Verilog snippet (Figure 8), extracted from module **el2\_ifu\_mem\_ctl**, implements the logic for the selection of the way that must be used for storing the new I$ block, according to the previous explanation.




Figure 8. Verilog code for selecting which way must be replaced

The signals used in the Verilog snippet from Figure 8 are the following:

* **replace\_way\_mb\_any** (2 bits): holds a one-hot value that is 1 for the way that must be replaced.
* **way\_status\_mb\_ff** (1 bit): holds the LRU state of the selected set.
* **tagv\_mb\_ff** (2 bits): holds the valid bit of each way of the selected set. Ways that are valid have a valid bit of 1, whereas invalid ways have a valid bit of 0.

**TASK:** Analyse the Verilog code from Figure 8 and explain how it operates based on the above explanations.

**TASK:** Analyse the Verilog code that performs the same functionality on a 4-way I$.

When a hit or a miss happens in the I$, the LRU state of the set must be updated according to the following table:

|  |  |
| --- | --- |
| **Written Way** | **Next LRU state** |
| Way 0 | 1 |
| Way 1 | 0 |

If you analyse this table, you will see that, as explained by [GiDa], upon a hit or miss, the bits on the path towards the hit/inserted line are inversed to indicate the opposite part of the tree as pseudo LRU. The idea behind it is to protect the last accessed data from eviction by inversing the nodes to point away from it. In the case of a 2-way cache, this simply means that the next way to select is the one that was not written last.

The following Verilog snippet (Figure 9), extracted from module **ifu\_mem\_ctl**, implements the logic for this update of the LRU state.




Figure 9. Verilog snippet for updating the LRU state

The signals used in the Verilog snippet from Figure 9 are the following:

* **ic\_rd\_hit** (1 bit): holds the way where a hit has taken place.
* **replace\_way\_mb\_any** (1 bit): holds a one-hot value that is 1 for the way that must be replaced. This signal was also explained below Figure 8.
* **way\_status\_new** (1 bit): holds the new LRU state for the set just referenced on a hit or a miss.

**TASK:** Analyse the Verilog code from Figure 9 and explain how it operates based on the above explanations.

**TASK:** Analyse the Verilog code that performs the same functionality on a 4-way I$.

1. **Example demonstrating the operation of the Binary Tree LRU policy**

For analysing the replacement policy of VeeR EL2, we provide a new example in folder *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/InstructionMemory\_LRU\_Example*. In this example (Figure 10), three different I$ blocks are accessed inside an infinite loop and all five of these blocks map to the same I$ set. For that purpose, we create an infinite loop that contains three j (jump) instructions, where each pair of j instructions is separated by 1023 nops. Notice that the j instruction plus the nops occupy 4KiB (1024 \* 4Bytes/Instruction), which is equal to the size of each Way in the I$.

|  |
| --- |
| Block1: j Block2 # This j instruction is stored at address 0x00000200  INSERT\_NOPS\_1023  Block2: j Block3 # This j instruction is stored at address 0x00001200  INSERT\_NOPS\_1023  Block3: j Block1 # This j instruction is stored at address 0x00002200 |

Figure 10. Example program showing j instructions that map to the same set

Open the project, build it, and open the disassembly file. Notice the following:

* The first j instruction (j Block2) is at address 0x00000200. According to the address division shown in Figure 3 for accessing the I$:

I$ Address in binary = 00000000000000000000001000000000

TAG = 0x0

SET-OFFSET = 0x200

* The second j instruction (j Block3) is at address 0x00001200. According to the address division shown in Figure 3 for accessing the I$:

I$ Address in binary = 00000000000000000001001000000000

TAG = 0x1

SET-OFFSET = 0x200

OFFSET = 0x0

* The third j instruction (j Block1) is at address 0x00002200. According to the address division shown in Figure 3 for accessing the I$:

I$ Address in binary = 00000000000000000010001000000000

TAG = 0x2

SET-OFFSET = 0x200

In this program (Figure 10), when the first iteration is executed, the set is initially empty. Figure 11 shows the theoretical changes to the set in the I$ while executing the first iteration. Later, we show several Verilator simulations that confirm these theoretical explanations.



Figure 11. Set 8 of the I$ during execution of the first loop iteration in Figure 10

The following RVfpgaEL2-Trace simulations show the cache signals during the first iteration of the loop, and they confirm the analysis shown in Figure 11.

Figure 12 shows the simulation of the program after executing the first j instruction (j Block2), which is mapped to address 0x500. An I$ miss is detected (ic\_act\_miss\_f = 1), and the block is requested from Main Memory in 64-bit chunks (see signals ifu\_axi\_arvalid and ifu\_axi\_araddr) and then written into the I$ (see signal ic\_wr\_en).

The set is initially empty: tagv\_mb\_ff = 00. Thus, according to the Binary Tree LRU policy, the new block must be written in Way 0: replace\_way\_mb\_any = 01. The LRU state of the set is updated as follows: way\_status\_new = 1.



Figure 12. LRU state of the accessed set after executing the first j instruction

Figure 13 shows the simulation of the program after executing the second j instruction (j Block3), which is mapped to address 0x1500. An I$ miss is detected (ic\_act\_miss\_f = 1), and the block is requested from Main Memory in 64-bit chunks (see signals ifu\_axi\_arvalid and ifu\_axi\_araddr) and then written into the I$ (see signal ic\_wr\_en).

The set is not empty, but Way 1 is not valid: tagv\_mb\_ff = 01. Thus, according to the Binary Tree LRU policy, the new block must be written in Way 1: replace\_way\_mb\_any = 10. The LRU state of the set is updated as follows: way\_status\_new = 0.



Figure 13. LRU state of the accessed set after executing the second j instruction

Figure 14 shows the simulation of the program after executing the third j instruction (j Block1), which is mapped to address 0x2500. An I$ miss is detected (ic\_act\_miss\_f = 1), and the block is requested from Main Memory in 64-bit chunks (see signals ifu\_axi\_arvalid and ifu\_axi\_araddr) and then written into the I$ (see signal ic\_wr\_en).

The set is full: tagv\_mb\_ff = 11. Thus, according to the Binary Tree LRU policy, the new block must be written in Way 0: replace\_way\_mb\_any = 01. The LRU state of the set is updated as follows: way\_status\_new = 1.




Figure 14. LRU state of the requested set after executing the third j instruction

**TASK:** Replicate the simulation from Figure 12-Figure 14 on your own computer.

# Exercises

1. Transform the infinite loop from Figure 10 into a loop with 10,000 iterations, but keep the j instructions at the same addresses. Measure the number of cycles and I$ hits and misses. Then remove one of the j instructions and measure the same metrics. Compare and explain the results.
2. Extend Figure 5 (program provided at *[RVfpgaEL2NexysA7DDRPath]/Labs/Lab19/InstructionMemory\_Example*) to analyse in detail how each 64-bit chunk is written in the I$.
3. Analyse in simulation and on the board other I$ configurations. For example, it can be very interesting to analyse a 4-way I$.
4. Analyse the logic that checks the correctness of the parity information.