
LAB REPORT

Laboratory exercise 3: Clocks and Timers

3220104688 杨佳昕

26 Dec, 2024

1. Problem Description:

Part I

Build a 3-digit BCD counter displayed on HEX2-0 which counts automatically at one-second intervals after reset button is cancelled. Use KEY0 to reset the counter to 0.

Part II

Use HEX7-2 to build a time-of-day clock, where SW15-0 are utilized to control the initial value of hour and minute. After reset is cancelled, the clock begins to count automatically.

Part III

SW7-0 are used to set the time (in seconds) between reset cancel and LEDR lighting. After the game start, the set time passed and LEDR lights. The player pressed KEY3 to make LEDR out, and HEX2-0 shows the player's reaction time in milliseconds.

2. Design Formulation

Part I

Use a variable to count how many rising edges has triggered. When reaching 50 million, i.e., one second passed, add 1 to the variable representing the HEX value. Utilize integer division and remainder expression to separate hundreds, tens and ones digit and display them on the hex display.

Part II

The second-counter is the same as that in Part I. When the seconds digit reaches 60, reset it to 0 and add 1 to the minutes digit. So as the minutes and hours digit (when hours digit reaches 24, just reset itself).

Part III

Define three states: *before_light*, *before_pressed*, *after_pressed*.

* **Before_light:** Before LEDR lights, copy the value of SW7-0 to a variable *light_time*. Every time one second passes, minus 1 to *light_time* itself. When *light_time* runs out, light LEDR and move to *before_pressed* state.

* **Before_pressed:** Before KEY3 is pressed, set counter to 0 and recount the time. Keep LEDR and counter on until KEY3 is pressed. Move to *after_pressed* state.

* **After_pressed:** Make LEDR off and copy the counter value to a new variable *reaction_time*. Separate hundreds, tens and

ones digit of *reaction_time* and display them on the hex display.

3. Design Entry

A VHDL file *hex_display.vhd* to change an integer to the form in hex display:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity hex_display is
6  port(
7      input : in integer;
8      output : out std_logic_vector(7 downto 0)
9  );
10 end entity;
11
12 architecture behavior of hex_display is
13 begin
14     process(input)
15     begin
16         case input is
17             when 0 => output <= "11000000";
18             when 1 => output <= "11111001";
19             when 2 => output <= "10100100";
20             when 3 => output <= "10110000";
21             when 4 => output <= "10011001";
22             when 5 => output <= "10010010";
23             when 6 => output <= "10000010";
24             when 7 => output <= "11111000";
25             when 8 => output <= "10000000";
26             when 9 => output <= "10010000";
27             when others => output <= "11111111";
28         end case;
29     end process;
30 end behavior;
```

Part I

Entity, function import and signal form variable declaration:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity part1 is
6  port(
7      reset : in std_logic;
8      clk : in std_logic;
9      hex2 : out std_logic_vector(7 downto 0);
10     hex1 : out std_logic_vector(7 downto 0);
11     hex0 : out std_logic_vector(7 downto 0)
12 );
13 end entity;
14
15 architecture behavior of part1 is
16
17     component hex_display is
18     port(
19         input : in integer;
20         output : out std_logic_vector(7 downto 0)
21     );
22 end component;
23
24 signal hundreds, tens, ones : integer := 0;
```

Hex display:

```
26 begin
27   hex2_display: hex_display
28   = port map(
29     input => hundreds,
30     output => hex2
31   );
32
33   hex1_display: hex_display
34   = port map(
35     input => tens,
36     output => hex1
37   );
38
39   hex0_display: hex_display
40   = port map(
41     input => ones,
42     output => hex0
43   );
```

Process:

```
45 = process(reset, clk)
46   variable counter : integer := 0;
47   variable clk_counter : integer := 0;
48   begin
49   =   if reset = '1' then
50     counter := 0;
51     clk_counter := 0;
52     hundreds <= 0;
53     tens <= 0;
54     ones <= 0;
55   =   elsif rising_edge(clk) then
56     clk_counter := clk_counter + 1;
57   =   if clk_counter = 50000000 then
58     clk_counter := 0;
59     counter := counter + 1;
60     hundreds <= (counter - counter mod 100) / 100;
61     tens <= (counter mod 100 - (counter mod 100) mod 10) / 10;
62     ones <= counter mod 10;
63   end if;
64   end if;
65   end process;
66
67 end behavior;
```

Part II

Entity and function import:

```
1 library ieee;
2 use ieee.std_logic_1164.all;
3 use ieee.numeric_std.all;
4
5 = entity part2 is
6 =   port(
7     sw : in std_logic_vector(15 downto 0);
8     hex7, hex6, hex5, hex4, hex3, hex2 : out std_logic_vector(7 downto 0);
9     clk : in std_logic;
10    reset : in std_logic
11  );
12 end entity;
13
14 = architecture behavior of part2 is
15
16 = component hex_display is
17 =   port(
18     input : in integer;
19     output : out std_logic_vector(7 downto 0)
20   );
21 end component;
```

Hex display:

```
23 signal hour_tens_digit : integer := 0;
24 signal hour_ones_digit : integer := 0;
25 signal minute_tens_digit : integer := 0;
26 signal minute_ones_digit : integer := 0;
27 signal second_tens_digit : integer := 0;
28 signal second_ones_digit : integer := 0;
29
30 signal counter : integer := 0;
31
32 begin
33   hex7_display: hex_display
34   = port map(
35     input => hour_tens_digit, output => hex7);
36   hex6_display: hex_display
37   = port map(
38     input => hour_ones_digit, output => hex6);
39   hex5_display: hex_display
40   = port map(
41     input => minute_tens_digit, output => hex5);
42   hex4_display: hex_display
43   = port map(
44     input => minute_ones_digit, output => hex4);
45   hex3_display: hex_display
46   = port map(
47     input => second_tens_digit, output => hex3);
48   hex2_display: hex_display
49   = port map(
50     input => second_ones_digit, output => hex2);
```

Process:

```
52 = process(clk, reset)
53   variable hour : integer := 0;
54   variable minute : integer := 0;
55   variable second : integer := 0;
56   begin
57   =   if reset = '1' then
58       hour := to_integer(unsigned(sw(15 downto 12))) * 10 + to_integer(unsigned(sw(11 downto 8)));
59       minute := to_integer(unsigned(sw(7 downto 4))) * 10 + to_integer(unsigned(sw(3 downto 0)));
60       second := 0;
61
62       if hour > 23 then hour := 23; end if;
63       if minute > 59 then minute := 59; end if;
64
65       hour_tens_digit <= hour / 10;
66       hour_ones_digit <= hour mod 10;
67       minute_tens_digit <= minute / 10;
68       minute_ones_digit <= minute mod 10;
69       second_tens_digit <= 0;
70       second_ones_digit <= 0;
71   =   else
72   =     if rising_edge(clk) then
73         counter <= counter + 1;
74   =         if counter = 50000000 then
75             counter <= 0;
76             second := second + 1;
77             if second > 59 then second := 0; minute := minute + 1; end if;
78             if minute > 59 then minute := 0; hour := hour + 1; end if;
79             if hour > 23 then hour := 0; end if;
80             hour_tens_digit <= hour / 10;
81             hour_ones_digit <= hour mod 10;
82             minute_tens_digit <= minute / 10;
83             minute_ones_digit <= minute mod 10;
84             second_tens_digit <= second / 10;
85             second_ones_digit <= second mod 10;
86         end if;
87     end if;
88   end if;
89   end process;
90 end behavior;
```

Part III

Entity and function import:

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity part3 is
6  port(
7      reset : in std_logic;
8      clk : in std_logic;
9      sw : in std_logic_vector(7 downto 0);
10     freeze : in std_logic;
11     ledr : out std_logic;
12     hex2, hex1, hex0 : out std_logic_vector(7 downto 0)
13 );
14 end entity;
15
16 architecture behavior of part3 is
17
18     component hex_display is
19     port(
20         input : in integer;
21         output : out std_logic_vector(7 downto 0)
22     );
23 end component;
```

Signal and variable form variable declaration, and hex display:

```
25 signal reaction_hundreds_digit : integer := 0;
26 signal reaction_tens_digit : integer := 0;
27 signal reaction_ones_digit : integer := 0;
28 type state_type is (before_light, before_pressed, after_pressed);
29 signal state : state_type := before_light;
30
31 begin
32     hex2_display: hex_display
33     port map(input => reaction_hundreds_digit, output => hex2);
34     hex1_display: hex_display
35     port map(input => reaction_tens_digit, output => hex1);
36     hex0_display: hex_display
37     port map(input => reaction_ones_digit, output => hex0);
38
39     process(clk, reset)
40         variable reaction_time : integer := 0;
41         variable light_time : integer := 0;
42         variable clk_counter : integer := 0;
```

Reset:

```
43     begin
44         if reset = '1' then
45             light_time := to_integer(unsigned(sw(7 downto 4)))*10 + to_integer(unsigned(sw(3 downto 0)));
46             clk_counter := 0;
47             reaction_time := 0;
48             reaction_hundreds_digit <= 0;
49             reaction_tens_digit <= 0;
50             reaction_ones_digit <= 0;
51             ledr <= '0';
52             state <= before_light;
```

Before_light state:

```
53     elsif rising_edge(clk) then
54         case state is
55             when before_light =>
56                 clk_counter := clk_counter + 1;
57                 if clk_counter = 50000000 then
58                     clk_counter := 0;
59                     light_time := light_time - 1;
60                     if light_time < 0 then
61                         clk_counter := 0;
62                         state <= before_pressed;
63                     end if;
64                 end if;
```

Before_pressed state:

```

65         when before_pressed =>
66             ledr <= '1';
67             clk_counter := clk_counter + 1;
68             if clk_counter = 50000 then
69                 reaction_time := reaction_time + 1;
70             end if;
71             if freeze = '1' then
72                 state <= after_pressed;
73             end if;

```

After_pressed state:

```

74         when after_pressed =>
75             ledr <= '0';
76             if reaction_time > 999 then reaction_time := 999; end if;
77             reaction_hundreds_digit <= reaction_time / 100;
78             reaction_tens_digit <= (reaction_time mod 100) / 10;
79             reaction_ones_digit <= reaction_time mod 10;
80         end case;
81     end if;
82 end process;
83 end behavior;


```

4. Simulation Result:


Part I

It is impossible to make counter work when 50 million rising edges pass in simulation, and thus I changed *50 million* to *2*.


Timer:



Case:




Reset:




Part II

Change *50 million* to *2*:


Timer:



Case:




Reset:




Part III

Change both 50 million and 50 thousand in the code to 1:

LEDR lights:



When KEY3 is pressed:



Part II

Start time: 19:59:00.


Reset (change KEY0 to SW17 as reset):



Timer:




Case of second-bit, minute-bit and hour-bit:



Part III

Reset (change KEY0 to SW16 as reset):



LEDR triggers:



Freeze (change KEY3 to SW17 as freezing button):



6. Discussion and Conclusion:

Discussion:

A code fault in Part III, line 68.

Change:

```
if clk_counter = 50000 then
    reaction_time := reaction_time + 1;
end if;
```

To:

```
if clk_counter mod 49999 = 0 then
    reaction_time := reaction_time + 1;
    if reaction_time > 999 then reaction_time := 999; end if;
    reaction_hundreds_digit <= reaction_time / 100;
    reaction_tens_digit <= (reaction_time mod 100) / 10;
    reaction_ones_digit <= reaction_time mod 10;
end if;
```

Three mistakes have been corrected:

- (1) 50000->49999: This is a tiny mistake because one clock rising edge is ignorable comparing with one second.
- (2) Add code that calls back to 0 when counter reaches 50000, otherwise the if statements in the first code cannot be triggered.
- (3) Add code for hex display when LEDR lights and timer runs.

Conclusion:

In this lab exercise on Clocks and Timers, we successfully implemented a 3-digit BCD counter, a time-of-day clock, and a reaction time game using VHDL. The BCD counter and clock displayed accurate time progression on HEX displays after respective resets. For the reaction time game, LEDR lit after a set delay, measuring player response in milliseconds. Adjustments were made to simulation parameters for practical testing. Minor code corrections improved functionality, ensuring counters reset properly and HEX displays updated accurately. This exercise demonstrated practical applications of timing circuits and reinforced VHDL programming skills.