
LAB REPORT

Laboratory exercise 2: Numbers and Displays


3220104688 杨佳昕

5 Dec, 2024

1. Problem Description

Part II

Convert a 4-bit binary input $v_3v_2v_1v_0$ to a 2-bit output d_1d_0 . A partial design of this circuit is given. Use Boolean expressions and do not use if-else, case or similar statements.



Part V

BCD inputs A_1A_0 and B_1B_0 are controlled by SW15-12, 11-8, 7-4, 3-0 respectively. Display A_1A_0 , B_1B_0 and the sum of the two numbers in HEX7-6, 5-4, and 2-0.

Part VI

An algorithm is given:

$$T_0 = A_0 + B_0;$$

if ($T_0 > 9$) then $Z_0 = 10$; $c_1 = 1$;

else $Z_0 = 0$; $c_1 = 0$; end if;

$S_0 = T_0 - Z_0;$

$T_1 = A_1 + B_1 + c_1;$

if ($T_1 > 9$) *then* $Z_1 = 10; c_2 = 1;$

else $Z_1 = 0; c_2 = 0;$ *end if*;

$S_1 = T_1 - Z_1;$

$S_2 = c_2;$

The input and output is the same as that in Part V. Design the vhdl code.

Part VII

Design a combinational circuit that converts a 6-bit binary number into a 2-bit decimal number. Use SW5-0 as input and HEX1-0 as output.


2. Design Formulation

Part II

When $v_3v_2v_1v_0$ is over 9 in binary, **comparator** = 1. We can use a Boolean expression like $sw(3)$ and (*not* $sw(2)$ and $sw(1)$ and *not* $sw(0)$) to evaluate **comparator** value. HEX1 is related to the variable **comparator**.

Circuit A is used when input is over 9 in binary. For example, when input is 1011, the ideal output after Circuit A is 001 (0001 in ones digit), and thus 010 (*not* $sw(2)$ and $sw(1)$ and $sw(0)$), representing 1011) must be in the list of circuit(0), and cannot be in the list of circuit(1), and so on.

Then, calculate m and use Boolean expressions similar as above to calculate HEX0(i).



Part V

Use *to_integer* to convert binary input into decimal form, add A_1A_0 and B_1B_0 , and separate the hundreds, tens and ones digit. Display the digits in HEX2-0 with *case* sentences.

Part VI

Use the algorithm given to replace the *separation* part in Part V, and other parts are the same.

Part VII

In order to generate a combinational circuit with RTL viewer, no *to_integer* sentences should be included in the project, i.e., use Boolean expressions. We can classify all the 63 possible inputs with tens digit or ones digit with Boolean judgement. Once a number is input, we will classify it into its ten digit

category and one digit category, and display them in HEX1 and HEX0.

3. Design Entry

Part II

```
1  library ieee;
2  use ieee.std_logic_1164.all;
3
4  entity part2 is
5  port(
6      sw : in std_logic_vector(3 downto 0);
7      hex1, hex0 : out std_logic_vector(6 downto 0)
8  );
9  end part2;
10
11 architecture behavior of part2 is
12     signal comparator : std_logic := '1';
13     signal circuit : std_logic_vector(2 downto 0);
14     signal m : std_logic_vector(3 downto 0) := "1111";
15
16 begin
17     process(sw, comparator, circuit, m)
18     begin
19         -- hex1 --
20         comparator <= sw(3) and ((not sw(2) and sw(1) and not sw(0))
21                                 or (not sw(2) and sw(1) and sw(0))
22                                 or (sw(2) and not sw(1) and not sw(0))
23                                 or (sw(2) and not sw(1) and sw(0))
24                                 or (sw(2) and sw(1) and not sw(0))
25                                 or (sw(2) and sw(1) and sw(0)));
26         hex1(0) <= comparator;
27         hex1(1) <= '0';
28         hex1(2) <= '0';
29         hex1(3) <= comparator;
30         hex1(4) <= comparator;
31         hex1(5) <= comparator;
32         hex1(6) <= '1';
33
34         -- circuit calculation --
35         circuit(0) <= (not sw(2) and sw(1) and sw(0))
36                     or (sw(2) and not sw(1) and sw(0))
37                     or (sw(2) and sw(1) and sw(0));
38         circuit(1) <= (sw(2) and not sw(1) and not sw(0))
39                     or (sw(2) and not sw(1) and sw(0));
40         circuit(2) <= (sw(2) and sw(1) and not sw(0))
41                     or (sw(2) and sw(1) and sw(0));
42
43         -- m calculation --
44         m(0) <= ((not comparator) and sw(0)) or (comparator and circuit(0));
45         m(1) <= ((not comparator) and sw(1)) or (comparator and circuit(1));
46         m(2) <= ((not comparator) and sw(2)) or (comparator and circuit(2));
47         m(3) <= ((not comparator) and sw(3)) or (comparator and '0');
48
49         -- hex0 --
50         hex0(0) = 1 when 0001, 0100
51         hex0(0) <= (not m(3) and not m(2) and not m(1) and m(0))
52                 or (not m(3) and m(2) and not m(1) and not m(0));
53         hex0(1) = 1 when 0101, 0110
54         hex0(1) <= (not m(3) and m(2) and not m(1) and m(0))
55                 or (not m(3) and m(2) and m(1) and not m(0));
56         hex0(2) = 1 when 0010
57         hex0(2) <= not m(3) and not m(2) and m(1) and not m(0);
58         hex0(3) = 1 when 0001, 0100, 0111
59         hex0(3) <= (not m(3) and not m(2) and not m(1) and m(0))
60                 or (not m(3) and m(2) and not m(1) and not m(0))
61                 or (not m(3) and m(2) and m(1) and m(0));
62         hex0(4) = 1 when 0001, 0011, 0100, 0101, 0111, 1001
63         hex0(4) <= (not m(3) and not m(2) and not m(1) and m(0))
64                 or (not m(3) and not m(2) and m(1) and m(0))
65                 or (not m(3) and m(2) and not m(1) and not m(0))
66                 or (not m(3) and m(2) and not m(1) and m(0))
67                 or (not m(3) and m(2) and m(1) and m(0))
68                 or (m(3) and not m(2) and not m(1) and m(0));
69         hex0(5) = 1 when 0001, 0010, 0011, 0111
70         hex0(5) <= (not m(3) and not m(2) and not m(1) and m(0))
71                 or (not m(3) and not m(2) and m(1) and not m(0))
72                 or (not m(3) and not m(2) and m(1) and m(0))
73                 or (not m(3) and m(2) and m(1) and m(0));
```

```

74         -- hex0(6) = 1 when 0000, 0001, 0111
75         hex0(6) <= (not m(3) and not m(2) and not m(1) and not m(0))
76         or (not m(3) and not m(2) and not m(1) and m(0))
77         or (not m(3) and m(2) and m(1) and m(0));
78     end process;
79 end behavior;

```

Part V

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity part5 is
6  port(
7      sw : in std_logic_vector(15 downto 0);
8      hex7, hex6, hex5, hex4, hex2, hex1, hex0 : out std_logic_vector(6 downto 0)
9  );
10 end part5;
11
12 architecture behavior of part5 is
13     signal num_one : integer := 0;
14     signal num_two : integer := 0;
15     signal num_one_tens_digit : integer range 9 downto 0 := 0;
16     signal num_one_ones_digit : integer range 9 downto 0 := 0;
17     signal num_two_tens_digit : integer range 9 downto 0 := 0;
18     signal num_two_ones_digit : integer range 9 downto 0 := 0;
19
20     signal sum : integer := 0;
21     signal sum_hundreds_digit : integer range 9 downto 0 := 0;
22     signal sum_tens_digit : integer range 9 downto 0 := 0;
23     signal sum_ones_digit : integer range 9 downto 0 := 0;
24
25 begin
26     process(sw)
27     begin
28         num_one_tens_digit <= to_integer(unsigned(sw(15 downto 12)));
29         num_one_ones_digit <= to_integer(unsigned(sw(11 downto 8)));
30         num_two_tens_digit <= to_integer(unsigned(sw(7 downto 4)));
31         num_two_ones_digit <= to_integer(unsigned(sw(3 downto 0)));
32         num_one <= num_one_tens_digit * 10 + num_one_ones_digit;
33         num_two <= num_two_tens_digit * 10 + num_two_ones_digit;
34         sum <= num_one + num_two;
35
36         -- num_one display --
37         case num_one_tens_digit is
38             when 0 => hex7 <= "1111111";
39             when 1 => hex7 <= "1111001";
40             when 2 => hex7 <= "0100100";
41             when 3 => hex7 <= "0110000";
42             when 4 => hex7 <= "0011001";
43             when 5 => hex7 <= "0010010";
44             when 6 => hex7 <= "0000010";
45             when 7 => hex7 <= "1111000";
46             when 8 => hex7 <= "0000000";
47             when 9 => hex7 <= "0010000";
48         end case;
49
50         case num_one_ones_digit is
51             when 0 => hex6 <= "1000000";
52             when 1 => hex6 <= "1111001";
53             when 2 => hex6 <= "0100100";
54             when 3 => hex6 <= "0110000";
55             when 4 => hex6 <= "0011001";
56             when 5 => hex6 <= "0010010";
57             when 6 => hex6 <= "0000010";
58             when 7 => hex6 <= "1111000";
59             when 8 => hex6 <= "0000000";
60             when 9 => hex6 <= "0010000";
61         end case;
62
63         -- num_two display --
64         case num_two_tens_digit is
65
66         case num_two_ones_digit is

```

```

90      -- sum display --
91      sum_hundreds_digit <= (sum - sum mod 100) / 100;
92      sum_tens_digit <= ((sum - 100 * sum_hundreds_digit) - (sum - 100 * sum_hundreds_digit) mod 10) / 10;
93      sum_ones_digit <= sum mod 10;
94
95  == case sum hundreds digit is
107
108  == case sum tens digit is
120
121  == case sum ones digit is
133      end process;
134  end behavior;

```

NB: Codes with similar structures are omitted.

Part VI

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  == entity part6 is
6  ==   port(
7      sw : in std_logic_vector(15 downto 0);
8      hex7, hex6, hex5, hex4, hex2, hex1, hex0 : out std_logic_vector(6 downto 0)
9  );
10 end part6;
11
12 == architecture behavior of part6 is
13     signal a_1, a_0, b_1, b_0 : integer range 9 downto 0 := 0;
14     signal c_2, c_1, c_0, t_1, t_0, z_1, z_0 : integer := 0;
15     signal s_0, s_1, s_2 : integer range 9 downto 0 := 0;
16 == begin
17 ==   process (sw)
18 ==   begin
19       a_1 <= to_integer(unsigned(sw(15 downto 12)));
20       a_0 <= to_integer(unsigned(sw(11 downto 8)));
21       b_1 <= to_integer(unsigned(sw(7 downto 4)));
22       b_0 <= to_integer(unsigned(sw(3 downto 0)));
23
24       -- algorithm given --
25       t_0 <= a_0 + b_0;
26 ==   if t_0 > 9 then
27       z_0 <= 10;
28       c_1 <= 1;
29 ==   else
30       z_0 <= 0;
31       c_1 <= 0;
32   end if;
33
34   s_0 <= t_0 - z_0;
35   t_1 <= a_1 + b_1 + c_1;
36
37 ==   if t_1 > 9 then
38       z_1 <= 10;
39       c_2 <= 1;
40 ==   else
41       z_1 <= 0;
42       c_2 <= 0;
43   end if;
44
45   s_1 <= t_1 - z_1;
46   s_2 <= c_2;
47
48   -- a display --
49 ==   case a_1 is
50       when 0 => hex7 <= "1111111";
51       when 1 => hex7 <= "1111001";
52       when 2 => hex7 <= "0100100";
53       when 3 => hex7 <= "0110000";
54       when 4 => hex7 <= "0011001";
55       when 5 => hex7 <= "0010010";
56       when 6 => hex7 <= "0000010";

```

```

57         when 7 => hex7 <= "1111000";
58         when 8 => hex7 <= "0000000";
59         when 9 => hex7 <= "0010000";
60     end case;
61
62     case a_0 is
63     when 0 => hex6 <= "1000000";
64     when 1 => hex6 <= "1111001";
65     when 2 => hex6 <= "0100100";
66     when 3 => hex6 <= "0110000";
67     when 4 => hex6 <= "0011001";
68     when 5 => hex6 <= "0010010";
69     when 6 => hex6 <= "0000010";
70     when 7 => hex6 <= "1111000";
71     when 8 => hex6 <= "0000000";
72     when 9 => hex6 <= "0010000";
73     end case;
74
75     -- b display --
76
77     case b_1 is
78
79
80     case b_0 is
81
82
83     -- sum display --
84
85     case s_2 is
86
87
88     case s_1 is
89     when 0 => hex1 <= "1000000";
90     when 1 => hex1 <= "1111001";
91     when 2 => hex1 <= "0100100";
92     when 3 => hex1 <= "0110000";
93     when 4 => hex1 <= "0011001";
94     when 5 => hex1 <= "0010010";
95     when 6 => hex1 <= "0000010";
96     when 7 => hex1 <= "1111000";
97     when 8 => hex1 <= "0000000";
98     when 9 => hex1 <= "0010000";
99     end case;
100
101     case s_0 is
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131     case s_0 is
132
133
134
135
136
137
138
139
140
141
142
143     end process;
144 end behavior;

```

NB: Codes with similar structures are omitted.

Part VII

```

1  library ieee;
2  use ieee.std_logic_1164.all;
3  use ieee.numeric_std.all;
4
5  entity part7 is
6  port(
7      sw : in std_logic_vector(5 downto 0);
8      hex1, hex0 : out std_logic_vector(6 downto 0)
9  );
10 end part7;
11
12 architecture behavior of part7 is
13     signal hex_tens_digit : std_logic_vector(3 downto 0);
14     signal hex_ones_digit : std_logic_vector(3 downto 0);

```




```

12 architecture behavior of part7 is
13     signal hex_tens_digit : std_logic_vector(3 downto 0);
14     signal hex_ones_digit : std_logic_vector(3 downto 0);
15 begin
16     process (sw)
17     begin
18         if sw >= "000000" and sw <= "001001" then hex_tens_digit <= "0000";
19         elsif sw >= "001010" and sw <= "010011" then hex_tens_digit <= "0001";
20         elsif sw >= "010100" and sw <= "011101" then hex_tens_digit <= "0010";
21         elsif sw >= "011110" and sw <= "100111" then hex_tens_digit <= "0011";
22         elsif sw >= "101000" and sw <= "110001" then hex_tens_digit <= "0100";
23         elsif sw >= "110010" and sw <= "111011" then hex_tens_digit <= "0101";
24         elsif sw >= "111100" and sw <= "111111" then hex_tens_digit <= "0110";
25         else hex_tens_digit <= "1111";
26         end if;
27
28         case sw is
29             when "000000" | "001010" | "010100" |
30                  "011110" | "101000" | "111100" => hex_ones_digit <= "0000";
31             when "000001" | "001011" | "010101" |
32                  "011111" | "101001" | "111101" => hex_ones_digit <= "0001";
33             when "000010" | "001100" | "010110" |
34                  "100000" | "101010" | "111110" => hex_ones_digit <= "0010";
35             when "000011" | "001101" | "010111" |
36                  "100001" | "101011" | "111111" => hex_ones_digit <= "0011";
37             when "000100" | "001110" | "011000" |
38                  "100010" | "101100" |                  => hex_ones_digit <= "0100";
39             when "000101" | "001111" | "011001" |
40                  "100011" | "101101" |                  => hex_ones_digit <= "0101";
41             when "000110" | "010000" | "011010" |
42                  "100100" | "101110" |                  => hex_ones_digit <= "0110";
43             when "000111" | "010001" | "011011" |
44                  "100101" | "101111" |                  => hex_ones_digit <= "0111";
45             when "001000" | "010010" | "011100" |
46                  "100110" | "110000" |                  => hex_ones_digit <= "1000";
47             when "001001" | "010011" | "011101" |
48                  "100111" | "110001" |                  => hex_ones_digit <= "1001";
49             when others
50                 => hex_ones_digit <= "1111";
51         end case;
52
53         case hex_tens_digit is
54             when "0000" => hexl <= "11111111";
55             when "0001" => hexl <= "11110011";
56             when "0010" => hexl <= "01001000";
57             when "0011" => hexl <= "01100000";
58             when "0100" => hexl <= "00110011";
59             when "0101" => hexl <= "00100101";
60             when "0110" => hexl <= "00000101";
61             when others => hexl <= "11111111";
62         end case;
63
64         case hex ones digit is
65             when "0000" => hex0 <= "11111111";
66             when "0001" => hex0 <= "11110011";
67             when "0010" => hex0 <= "01001000";
68             when "0011" => hex0 <= "01100000";
69             when "0100" => hex0 <= "00110011";
70             when "0101" => hex0 <= "00100101";
71             when "0110" => hex0 <= "00000101";
72             when others => hex0 <= "11111111";
73         end case;
74     end process;
75 end behavior;


```

4. Simulation and Synthesis Results

Part II




Case:




Part V

Take $59+63=122$ and $59+77=136$ for example:




Part VI




Part VII



RTL Viewer:





Take 21, 23, 61, 63 for example:





5. Experimental Results:
Part II









Part V and Part VI





Part VII





6. Discussion and Conclusion:

Discussion I

There's no fault in the codes above. However, using only if-else, case or Boolean expressions is too foolish. Because too many assignment expressions are included in the code, we can add an additional vhd file `char_7seg.vhd`, in which we transfer a binary number to an 8-bit HEX display. Thus the code could be more clean and easy to read.

Discussion II

When burning code in Part VI to FPGA board, I noticed that the maximum value of sum was limited at 93. However, when burning again, the problem has been solved. The only difference during burning is that I operated the switch during burning. We infer that the operation influenced the inner structure of the board, and thus some Boolean expressions did not work.