LAB REPORT

Laboratory exercise 2: Numbers and Displays


3220104688 杨佳昕

5 Dec, 2024

1. Problem Description

Part II

Convert a 4-bit binary input $v_3v_2v_1v_0$ to a 2-bit output d_1d_0 . A partial design of this circuit is given. Use Boolean expressions and do not use if-else, case or similar statements.



Part V

BCD inputs A_1A_0 and B_1B_0 are controlled by SW15-12, 11-8, 7-4, 3-0 respectively. Display A_1A_0 , B_1B_0 and the sum of the two numbers in HEX7-6, 5-4, and 2-0.

Part VI

An algorithm is given:

$$T_0 = A_0 + B_0;$$

if $(T_0 > 9)$ then $Z_0 = 10$; $c_1 = 1$;
else $Z_0 = 0$; $c_1 = 0$; end if;

```
S_0 = T_0 - Z_0;

T_1 = A_1 + B_1 + c_1;

if (T_1 > 9) then Z_1 = 10; c_2 = 1;

else Z_1 = 0; c_2 = 0; end if;

S_1 = T_1 - Z_1;

S_2 = c_2;
```

The input and output is the same as that in Part V. Design the vhdl code.

Part VII

Design a combinational circuit that converts a 6-bit binary number into a 2-bit decimal number. Use SW5-0 as input and HEX1-0 as output.


2. Design Formulation

Part II

When $v_3v_2v_1v_0$ is over 9 in binary, **comparator** = 1. We can use a Boolean expression like sw(3) and (not sw(2) and sw(1) and not sw(0)) to evaluate **comparator** value. HEX1 is related to the variable **comparator**.

Circuit A is used when input is over 9 in binary. For example, when input is 1011, the ideal output after Circuit A is 001 (0001 in ones digit), and thus 010 (not sw(2) and sw(1) and sw(0), representing 1011) must be in the list of circuit(0), and cannot be in the list of circuit(1), and so on.

Then, calculate m and use Boolean expressions similar as above to calculate HEX0(i).



Part V

Use $to_integer$ to convert binary input into decimal form, add A_1A_0 and B_1B_0 , and separate the hundreds, tens and ones digit. Display the digits in HEX2-0 with case sentences.

Part VI

Use the algorithm given to replace the *separation* part in Part V, and other parts are the same.

Part VII

In order to generate a combinational circuit with RTL viewer, no *to_integer* sentences should be included in the project, i.e., use Boolean expressions. We can classify all the 63 possible inputs with tens digit or ones digit with Boolean judgement. Once a number is input, we will classify it into its ten digit Lab Report 3 Page 2 / 12

category and one digit category, and display them in HEX1 and HEX0.

3. Design Entry

Part II

```
1
     library ieee;
      use ieee.std_logic_l164.all;
 3
    mentity part2 is
         port (
              sw : in std_logic_vector(3 downto 0);
              hex1, hex0 : out std logic vector(6 downto 0)
 8
          ):
 9
     end part2:
10
    ■architecture behavior of part2 is
11
          signal comparator : std_logic := '1';
12
13
          signal circuit : std logic vector(2 downto 0);
14
          signal m : std logic vector(3 downto 0) := "lll1";
15
16
    ■ begin
17
          process(sw, comparator, circuit, m)
18
          begin
19
20
              comparator \leftarrow sw(3) and ((not sw(2) and sw(1) and not sw(0))
21
                                      or (not sw(2) and sw(1) and sw(0))
22
                                      or (sw(2) and not sw(1) and not sw(0))
23
                                      or (sw(2) and not sw(1) and sw(0))
24
                                      or (sw(2) and sw(1) and not sw(0))
25
                                      or (sw(2) and sw(1) and sw(0)));
26
              hex1(0) <= comparator;
27
              hex1(1) <= '0';
28
              hex1(2) <= '0';
29
              hex1(3) <= comparator;
              hex1(4) <= comparator;
30
              hex1(5) <= comparator;
31
              hex1(6) <= '1';
32
33
34
              -- circuit calculation --
35
              circuit(0) \le (not sw(2) and sw(1) and sw(0))
                          or (sw(2) and not sw(1) and sw(0))
36
37
                          or (sw(2) and sw(1) and sw(0));
38
              circuit(1) \le (sw(2) \text{ and not } sw(1) \text{ and not } sw(0))
39
                          or (sw(2) and not sw(1) and sw(0));
40
              circuit(2) \le (sw(2) \text{ and } sw(1) \text{ and not } sw(0))
41
                          or (sw(2) and sw(1) and sw(0));
43
              -- m calculation --
44
              m(0) \leftarrow ((not comparator) and sw(0)) or (comparator and circuit(0));
45
              m(1) <= ((not comparator) and sw(1)) or (comparator and circuit(1));</pre>
46
              m(2) <= ((not comparator) and sw(2)) or (comparator and circuit(2));</pre>
47
              m(3) <= ((not comparator) and sw(3)) or (comparator and '0');
48
49
    -- hex0 --
              -- hex0(0) = 1 when 0001, 0100
50
              hex0(0) \le (not m(3) and not m(2) and not m(1) and m(0))
51
52
                      or (not m(3) and m(2) and not m(1) and not m(0));
              -- hex0(1) = 1 when 0101, 0110
53
54
              hex0(1) \le (not m(3) and m(2) and not m(1) and m(0))
55
                      or (not m(3) and m(2) and m(1) and not m(0));
56
              -- hex0(2) = 1 when 0010
57
              hex0(2) \le not m(3) and not m(2) and m(1) and not m(0);
58
              -- hex0(3) = 1 when 0001, 0100, 0111
              hex0(3) \le (not m(3) and not m(2) and not m(1) and m(0))
59
60
                      or (not m(3) and m(2) and not m(1) and not m(0))
61
                      or (not m(3) and m(2) and m(1) and m(0));
62
                - hex0(4) = 1 when 0001, 0011, 0100, 0101, 0111, 1001
              hex0(4) \le (not m(3) and not m(2) and not m(1) and m(0))
63
64
                      or (not m(3) and not m(2) and m(1) and m(0))
65
                      or (not m(3) and m(2) and not m(1) and not m(0))
66
                       or (not m(3) and m(2) and not m(1) and m(0))
67
                      or (not m(3) and m(2) and m(1) and m(0))
68
                      or (m(3) and not m(2) and not m(1) and m(0);
69
              -- hex0(5) = 1 when 0001, 0010, 0011, 0111
70
              hex0(5) \ll (not m(3) and not m(2) and not m(1) and m(0))
71
                      or (not m(3) and not m(2) and m(1) and not m(0))
72
                      or (not m(3) and not m(2) and m(1) and m(0))
73
                      or (not m(3) and m(2) and m(1) and m(0));
```

Lab Report 3 Page 3 / 12

Part V

```
library ieee:
      use ieee.std logic 1164.all;
2
     use ieee.numeric_std.all;
3
 4
5
    mentity part5 is
 6
    port (
               sw : in std_logic_vector(15 downto 0);
 8
              hex7, hex6, hex5, hex4, hex2, hex1, hex0 : out std_logic_vector(6 downto 0)
9
          );
10
      end part5;
11
12
    marchitecture behavior of part5 is
13
         signal num_one : integer := 0;
          signal num_two : integer := 0;
14
          signal num one tens digit : integer range 9 downto 0 := 0;
15
          signal num one ones digit : integer range 9 downto 0 := 0;
signal num_two_tens_digit : integer range 9 downto 0 := 0;
16
17
          signal num two ones digit : integer range 9 downto 0 := 0;
18
19
20
          signal sum : integer := 0;
21
          signal sum hundreds digit : integer range 9 downto 0 := 0;
22
          signal sum_tens_digit : integer range 9 downto 0 := 0;
23
          signal sum_ones_digit : integer range 9 downto 0 := 0;
24
25
    ■ begin
26
    process (sw)
27
          begin
28
               num_one_tens_digit <= to_integer(unsigned(sw(15 downto 12)));</pre>
29
               num_one_ones_digit <= to_integer(unsigned(sw(11 downto 8)));
30
               num two tens digit <= to integer(unsigned(sw(7 downto 4)));
31
               num_two_ones_digit <= to_integer(unsigned(sw(3 downto 0)));</pre>
              num one <= num one tens digit * 10 + num one ones digit;
32
33
              num_two <= num_two_tens_digit * 10 + num_two_ones_digit;
              sum <= num_one + num two;
34
35
               -- num one display --
36
              case num_one_tens_digit is
37
38
                   when 0 => hex7 <= "11111111";
                   when 1 => hex7 <= "1111001";
39
                   when 2 => hex7 <= "0100100";
40
                   when 3 => hex7 <= "0110000";
41
                   when 4 => hex7 <= "0011001":
42
                   when 5 => hex7 <= "0010010";
43
                   when 6 => hex7 <= "0000010";
44
45
                   when 7 => hex7 <= "1111000";
                   when 8 => hex7 <= "0000000";
46
47
                   when 9 => hex7 <= "0010000";
48
              end case;
49
50
               case num one ones digit is
                   when 0 => hex6 <= "1000000";
when 1 => hex6 <= "1111001";
51
52
                   when 2 => hex6 <= "0100100";
53
                   when 3 => hex6 <= "0110000";
54
                   when 4 => hex6 <= "0011001";
55
                   when 5 => hex6 <= "0010010";
56
57
                   when 6 => hex6 <= "0000010";
                   when 7 => hex6 <= "1111000";
58
                   when 8 => hex6 <= "0000000";
59
                   when 9 => hex6 <= "0010000";
60
61
               end case:
62
63
               -- num_two display --
64
               case num two tens digit is
76
77
               case num two ones digit is
89
```

```
-- sum display --
 90
 91
                 sum_hundreds_digit <= (sum - sum mod 100) / 100;</pre>
                 sum_tens_digit <= ((sum - 100 * sum_hundreds_digit) - (sum - 100 * sum_hundreds_digit) mod 10) / 10;
sum_ones_digit <= sum_mod 10;</pre>
 92
 94
                case sum hundreds digit is
 95
107
108
                 case sum tens digit is
120
121
                 case sum ones digit is
             end process;
133
134 end behavior;
```

NB: Codes with similar structures are omitted.

Part VI

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee.numeric std.all;
 3
 4
 5
    mentity part6 is
    port (
              sw : in std logic vector(15 downto 0);
              hex7, hex6, hex5, hex4, hex2, hex1, hex0 : out std logic vector(6 downto 0)
 8
 9
         );
10
     end part6;
11
12
    ■architecture behavior of part6 is
13
         signal a_1, a_0, b_1, b_0 : integer range 9 downto 0 := 0;
14
          signal c_2, c_1, c_0, t_1, t_0, z_1, z_0 : integer := 0;
15
          signal s_0, s_1, s_2 : integer range 9 downto 0 := 0;
16
    ■begin
17
    process(sw)
18
          begin
19
              a_1 <= to_integer(unsigned(sw(15 downto 12)));</pre>
20
              a_0 <= to_integer(unsigned(sw(11 downto 8)));</pre>
21
              b_1 <= to_integer(unsigned(sw(7 downto 4)));</pre>
22
              b_0 <= to_integer(unsigned(sw(3 downto 0)));</pre>
23
24
              -- algorithm given --
25
              t_0 <= a_0 + b_0;
              if t 0 > 9 then
27
                  z_0 <= 10;
                  c_1 <= 1;
28
29
    else
30
                  z_0 <= 0;
                  c_1 <= 0;
31
32
              end if;
33
              s_0 <= t_0 - z_0;
t_1 <= a_1 + b_1 + c_1;
34
35
36
37
              if t_1 > 9 then
    z_1 <= 10;
38
39
                  c_2 <= 1;
40
    z_1 <= 0;
41
                  c_2 <= 0;
42
              end if:
43
44
               s 1 <= t 1 - z 1;
               s 2 <= c 2;
46
47
48
               -- a display --
49
               case a l is
50
                   when 0 => hex7 <= "11111111";
                    when 1 => hex7 <= "1111001";
51
                    when 2 => hex7 <= "0100100";
52
                   when 3 => hex7 <= "0110000";
53
54
                    when 4 => hex7 <= "0011001";
55
                    when 5 => hex7 <= "0010010";
56
                    when 6 => hex7 <= "0000010";
```

```
when 7 => hex7 <= "1111000";
                   when 8 => hex7 <= "0000000";
 58
                   when 9 => hex7 <= "0010000";
 59
 60
               end case;
 61
 62
              case a 0 is
                   when 0 => hex6 <= "1000000";
 63
 64
                   when 1 => hex6 <= "1111001";
                   when 2 => hex6 <= "0100100";
 65
                   when 3 => hex6 <= "0110000";
 66
 67
                   when 4 => hex6 <= "0011001";
                   when 5 => hex6 <= "0010010";
 68
                   when 6 => hex6 <= "0000010";
 69
 70
                   when 7 => hex6 <= "1111000";
                   when 8 => hex6 <= "0000000";
 71
                   when 9 => hex6 <= "0010000";
 72
 73
               end case;
 74
 75
               -- b display --
 76
 77
              case b l is
89
90
              case b 0 is
102
103
              -- sum display --
104
105
              case s 2 is
117
118
             case s l is
                  when 0 => hex1 <= "1000000";
119
                   when 1 => hex1 <= "1111001";
120
121
                   when 2 => hex1 <= "0100100";
                   when 3 => hex1 <= "0110000";
122
123
                   when 4 => hex1 <= "0011001";
                   when 5 => hex1 <= "0010010";
124
                   when 6 => hex1 <= "0000010";
125
126
                   when 7 => hex1 <= "1111000";
127
                   when 8 => hex1 <= "00000000";
128
                   when 9 => hex1 <= "0010000";
129
               end case;
130
131
              case s 0 is
143
           end process;
144
      end behavior;
```

NB: Codes with similar structures are omitted.

Part VII

```
library ieee;
     use ieee.std logic 1164.all;
     use ieee numeric std.all;
 3
 4
 5
   mentity part7 is
 6
        port (
              sw : in std logic vector(5 downto 0);
              hex1, hex0 : out std_logic_vector(6 downto 0)
 8
 9
         );
10
    end part7;
11
12
   marchitecture behavior of part7 is
13
         signal hex tens digit : std logic vector(3 downto 0);
         signal hex ones digit : std logic vector(3 downto 0);
14
```

```
architecture behavior of part7 is
13
         signal hex_tens_digit : std_logic_vector(3 downto 0);
          signal hex_ones_digit : std_logic_vector(3 downto 0);
14
15
    ■begin
16
    17
         begin
            if
                    sw >= "0000000" and sw <= "001001" then hex tens digit <= "0000";
18
             elsif sw >= "001010" and sw <= "010011" then hex tens_digit <= "0001"; elsif sw >= "010100" and sw <= "011101" then hex_tens_digit <= "0010";
19
20
    elsif sw >= "011110" and sw <= "100111" then hex_tens_digit <= "0011";
             elsif sw >= "101000" and sw <= "110001" then hex_tens_digit <= "0100";
22
    23
    elsif sw >= "110010" and sw <= "111011" then hex_tens_digit <= "0101";
             elsif sw >= "111100" and sw <= "111111" then hex_tens_digit <= "0110";
24
    25
             else hex tens digit <= "1111";
26
             end if;
27
28
             case sw is
                 when "0000000" | "001010" | "010100" |
29
30
                       "011110" | "101000" | "111100" => hex_ones_digit <= "0000";
                  when "000001" | "001011" | "010101" |
31
                       "011111" | "101001" | "111101" => hex_ones_digit <= "0001";
32
33
                  when "000010" | "001100" | "010110" |
                       "1000000" | "101010" | "111110" => hex_ones_digit <= "0010";
34
                  when "000011" | "001101" | "010111" |
35
                       "100001" | "101011" | "111111" => hex ones digit <= "0011";
36
                  when "000100" | "001110" | "011000" |
37
                       "100010" | "101100"
38
                                                        => hex ones digit <= "0100";
                  when "000101" | "001111" | "011001" |
39
40
                       "100011" | "101101"
                                                        => hex_ones_digit <= "0101";
                  when "000110" | "010000" | "011010" |
41
                      "100100" | "101110"
                                                        => hex_ones_digit <= "0110";
42
                  when "000111" | "010001" | "011011" |
43
44
                       "100101" | "101111"
                                                        => hex ones digit <= "0111";
                  when "001000" | "010010" | "011100" |
45
                       "100110" | "110000"
46
                                                        => hex ones digit <= "1000";
                  when "001001" | "010011" | "011101" |
47
48
                       "100111" | "110001"
                                                        => hex_ones_digit <= "1001";
                                                        => hex_ones_digit <= "1111";
49
                  when others
50
             end case;
51
52 ■
            case hex tens digit is
                 when "0000" => hex1 <= "11111111";
53
                 when "0001" => hex1 <= "1111001";
                 when "0010" => hex1 <= "0100100";
55
                 when "0011" => hex1 <= "0110000";
56
57
                 when "0100" => hex1 <= "0011001";
                 when "0101" => hex1 <= "0010010";
                 when "0110" => hex1 <= "0000010";
59
                 when others => hex1 <= "11111111";
60
             end case;
61
63
             case hex ones digit is
76
         end process;
77 end behavior;
```


4. Simulation and Synthesis Results

Part II


			i us				
	Name	2 23.5 ns					
™ 0	wz #	1 0000 X 0001 X 0016 X 0011 X 0100 X 0101 X 0110 X 0111 X 1000 X 1001					
⊕ 5	hex0	B 1000000 X 1111001 X 0100100 X 011000 X 001001 X 001001 X 1111000 X 000000 X 00100	00				
⊚ 13	→ hex1	в 1000000					
Case:							
		Va 8.84 us 7.48 us 8.12 us 8.76 us 9.4 us 10.04 us 10.68 us 11.32 us 11.96 us 12.6 us 13.24 us 13.88 us 14.52 us 15.16 us 15.8 us 16.4	44 us				
	Name						
₽ 0	wz 🖶	1 111 0111 X 1000 X 1001 X 1010 X 1011 X 1100 X 1101 X 1110 X 1111 X 00	000				
⊚ 5	hex0	B DOOK 1111000 X 0000000 X 0010000 X 1000000 X 1111001 X 0100100 X 011000 X 0011001 X 0010010 X 100	0000				
1 3	→ hex1	B 1000000 X 1111001 X 100	0000				

Part V

Take 59+63=122 and 59+77=136 for example:




Part VI



Part VII

RTL Viewer:




Lab Report 3 Page 8 / 12


Take 21, 23, 61, 63 for example:


		V.	0 ps	640.0	ns	1.28 us	1	.92 us	2.56 us	3.2 us	3.84 us	4.48 us	5.12 us	5.76 us	6.4 us	7.04 us	7.68 us	8.32 us	8.96 us	9.6 us
	Name	7 a 2	23.5 ns	:																
₽ 0	₩Z ₩	В	\vdash			010101			Χ		010111		χ		111101		Х	111	111	
=====================================	hex1	В							0100100				X			00	000010			
a 15	hex0	В				1111001			X		0110000		X		1111001		X	011	0000	


5. Experimental Results:

Part II












Part V and Part VI




 $Lab\ Report\ 3\quad Page\ 10\ /\ 12$





Part VII





Lab Report 3 Page 11 / 12





6. Discussion and Conclusion:

Discussion I

There's no fault in the codes above. However, using only if-else, case or Boolean expressions is too foolish. Because too many assignment expressions are included in the code, we can add an additional vhdl file char_7seg.vhd, in which we transfer a binary number to an 8-bit HEX display. Thus the code could be more clean and easy to read.

Discussion II

When burning code in Part VI to FPGA board, I noticed that the maximum value of sum was limited at 93. However, when burning again, the problem has been solved. The only difference during burning is that I operated the switch during burning. We infer that the operation influenced the inner structure of the board, and thus some Boolean expressions did not work.