

ANCYWICED008**Hardware Evaluation Board For CYW20735**
WICED™ Studio 4**Associated Part Family: CYW20735**

This document describes the CYW920735WCDEVAL board and provides various pins, jumpers, switches, ports, and test points to access the CYW20735 to perform development, debug, evaluation, and troubleshooting.


Contents

1	Product Description	2	Worldwide Sales and Design Support	12
2	Board Layout	3	Cypress Products	12
3	DIP Switch Setup	4	PSoC® Solutions	12
4	Jumper and Switch Settings	5	Cypress Developer Community	12
5	Current Consumption Measurement	6	WICED IoT	12
6	Schematics	7	Technical Support	12
	Document History	11		

The CYW20735 is a monolithic, single chip, Bluetooth dual-mode System-on-a-Chip (SoC) that includes a baseband processor, an ARM® Cortex™-M3 processor and an integrated transceiver.

The Cypress CYW920735WCDEVAL board (Figure 1) is an evaluation board that provides various pins, jumpers, switches, ports, and test points to access the CYW20735 to perform debug, evaluation, and troubleshooting.

Figure 1. CYW920735WCDEVAL Board




2 Board Layout

Figure 2 shows the location of key jumpers and switches on the CYW920735WCDEVAL board.

Note: Default jumper settings are identified in red.

Figure 2. CYW920735 Evaluation Board Layout and Component Locations



3 DIP Switch Setup

Figure 2 shows the location for SW5, a switch that is used to configure PUART. Settings are shown in Table 1.

Table 1. SW8 DIP Switch Settings

DIP	State	Description
1	OFF	Use P7 as PUART_RX
2	OFF	Use P32 as PUART_TX
3	OFF	Use P9 as PUART_CTS
4	OFF	Use P8 as PUART_RTS

Table 2. SW9 DIP Switch Settings

DIP	State	Description
1	OFF	Use P29 To control LED D9
2	OFF	Use P28 to control LED D10

Table 3. SW12 DIP Switch Settings

DIP	State	Description
1	ON	Use SW2 for RST_N
2	OFF	Use Voltage Detector for RST_N

Table 4. SW10 DIP Switch Settings

DIP	State	Description
1	ON	Enable level shifter for UART
2	ON	Enable level shifter for PUART

Table 5. SW7 DIP Switch Settings

Dip	Default State	Description
1	OFF	Power serial flash from VDDIO
2	OFF	MISO connection between CYW and serial flash

3	OFF	MOSI connection between CYW and serial flash
4	OFF	CS connection between CYW and serial flash
5	OFF	CLK connection between CYW and serial flash
6	OFF	Power authentication IC from VDDIO
7	OFF	SDA connection between CYW and authentication IC
8	OFF	SCL connection between CYW and authentication IC

For applications requiring serial flash memory, enable the on-board serial flash by setting SW7 positions 1-6 to the ON position. For applications that do not require serial flash access, set these to the OFF position.

Authentication IC U4 is DNI by default. If the user decides to install this, then SW7 positions 7-8 should be placed in the ON position for proper connection. If authentication IC is not used, set these to the OFF position.

4 Jumper and Switch Settings

See Figure 2 for the jumpers and switch locations. Table 6 (below) shows the CYW920735WCDEVAL board jumper and switch settings.

Table 6. CYW920735WCD Board Jumper and Switch Settings

Jumper/Switch	State	Comment
J5	Shorted	Select 3.3V main power supply
1 and 2		
J6	Shorted	Power supply to the CYW20735
J1	Shorted	Power supply to CBUCK_IN
J2	Shorted	Power supply to PALDO
J10	Shorted	Enables Generic Button SW6
J4	Open	Enables 1.8V Buck
J7		
1 and 2	Shorted	Connects UART_RX to FTDI TX
1 and 2	Shorted	Connects UART_TX to FTDI RX
1 and 2	Shorted	Connects UART_CTS to FTDI RTS
1 and 2	Shorted	Connects UART_RTS to FTDI CTS
J26	Open	Optional: Enables external 5V DC jack for extra current
SW2	–	Reset
SW3	–	Recovery
SW5	Open	See Table 1
SW6	–	Generic button
SW7	Open	See Table 4
SW9	Open	See Table 2

Table 7 shows the CYW920735WCDEVAL board headers.

Table 7. CYW920735WCDEVAL Board Headers

Header	Description
J18	CYW test header - GPIO
J19	CYW test header - GPIO
J20	Arduino shield connection
J21	Arduino shield connection
J22	CYW test header: GPIO, VDDIO, GND
J23	Arduino shield connection
J24	Arduino shield connection
J12	Debug interface

5 Current Consumption Measurement

Table 8 lists the jumper locations for measuring current.

Note: Remove the listed jumper and measure the current across the exposed pins.

Table 8. Current Measurements

To Measure...	Remove the Jumper and Measure Across...
VDDIO	J3
CBUCK Input	J1
PALDO Input	J2
ntire CYW20735	J6

6 Schematics

Figure 3. CYW Baseband Schematic




Figure 4. CYW920735 RF Schematic









Figure 5. CYW920735 Power and I/O Schematic



The image displays several circuit diagrams for the FT232RL module, organized into sections:

- UART Section:** Shows the connection of the MAX3238EUD+TSSOP14 (U9) to the FT232RL. It includes pins for VDDL1, VDD, and various I/O pins (IO-VL1 to IO-VCL4). It also shows the connection to the FT232RL pins (RXD_FTDI1, TXD_FTDI1, RTS_FTDI1, CTS_FTDI1).
- PUART Section:** Shows the connection of the MAX3238EUD+TSSOP14 (U10) to the FT232RL. It includes pins for VDDL2, VDD, and various I/O pins (IO-VL1 to IO-VCL4). It also shows the connection to the FT232RL pins (RXD_FTDI2, TXD_FTDI2, RTS_FTDI2, CTS_FTDI2).
- LED INDICATORS Section:** Shows the connection of two LEDs (D1, D2) to the FT232RL. D1 is connected to the GREEN pin (pin 10) and D2 is connected to the VUSB pin (pin 11). Both LEDs are connected to ground through resistors R15 and R16 (470 5%).
- EEPROM FOR FT23232 Section:** Shows the connection of the AT93C46D-TH-T (U7) to the FT232RL. It includes pins for VCC, DO, DI, CS, and NC6, NC7. It also shows the connection to the FT232RL pins (RXD_FTDI, TXD_FTDI, RTS_FTDI, CTS_FTDI).
- Other Sections:**
 - Power and Grounding:** Shows the connection of VDDL1, VDDL2, VDD, and VUSB to the FT232RL. It also shows the connection of ground pins (GND, AGND, HS-GND) to the FT232RL.
 - Resistors and Capacitors:** Various resistors (R24, R4, R45, R46, R50, R52, R53, R54, R55, R56, R57, R58, R59, R60, R61, R62, R63, R64, R65, R66, R67, R68, R69, R70, R71, R72, R73, R74, R75, R76, R77, R78, R79, R80, R81, R82, R83, R84, R85, R86, R87, R88, R89, R90, R91, R92, R93, R94, R95, R96, R97, R98, R99, R100) and capacitors (C47, C48, C49, C50, C51, C52, C53, C54, C55, C56, C57, C58, C59, C60, C61, C62, C63, C64, C65, C66, C67, C68, C69, C70, C71, C72, C73, C74, C75, C76, C77, C78, C79, C80, C81, C82, C83, C84, C85, C86, C87, C88, C89, C90, C91, C92, C93, C94, C95, C96, C97, C98, C99, C100) are shown connected to various pins.

Document History

Document Title: ANCYWICED008 - Hardware Evaluation Board for CYW20735

Document Number: 001-CYWICED008

Revision	ECN	Submission Date	Description of Change
**	N/A	10/03/2016	Initial revision

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Cypress Products

ARM® Cortex® Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Lighting & Power Control	cypress.com/powerpsoc
Memory	cypress.com/memory
PSoC	cypress.com/psoc
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless/RF	cypress.com/wireless

PSoC® Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#)

Cypress Developer Community

[Forums](#) | [Projects](#) | [Videos](#) | [Blogs](#) | [Training](#) | [Components](#)

WICED IoT

[Uniting CDC and WICED Solutions](#)

Technical Support

cypress.com/support

PSoC is a registered trademark and WICED and PSoC Creator are trademarks of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are the property of their respective owners.



Cypress Semiconductor
198 Champion Court
San Jose, CA 95134-1709

Phone : 408-943-2600
Fax : 408-943-4730
Website : www.cypress.com

© Cypress Semiconductor Corporation, 2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.