


LAB 3: VERILOG DESIGN ENTRY**1.0 Objectives**

- Creating different models for Verilog HDL design entry using Quartus Prime design software.
- Designing and simulate a 4-bit full subtractor on an FPGA.


2.0 Results and Simulation**A. Verilog Design Entry****i) Structural Design**


```

1 //structural Design for 1-bit full subtractor
2
3 module FullSubtractor_1bit_Struct ( input A, B, Bin,
4                                     output D, Bout );
5
6     xor XOR1 ( P, A, B);
7     not N1 (Q, B);
8     and AND1 ( R, B, Q);
9     xor XOR2 ( D, P, Bin);
10    not N2 (S, P);
11    and AND2 ( T, S, Bin);
12    or OR (Bout, T, R);
13
14 endmodule

```

Figure 1: Structural design Verilog code



| | tatu | From | To | Assignment Name | Value | Enabled | Entity | Comment | Tag |
|---|------|---------|----------|-----------------|----------|---------|--------|---------|-----|
| 1 | ✓ | | in B | Location | PIN_AC12 | Yes | | | |
| 2 | ✓ | | in Bin | Location | PIN_AF9 | Yes | | | |
| 3 | ✓ | | out D | Location | PIN_V16 | Yes | | | |
| 4 | ✓ | | out Bout | Location | PIN_W16 | Yes | | | |
| 5 | ✓ | | in A | Location | PIN_AB12 | Yes | | | |
| 6 | | <<new>> | <<new>> | <<new>> | | | | | |

Figure 2: Pin Assignments (Structural Design)




Figure 3: Functional simulation waveform (Structural Design)

ii) Data-flow Design

```

1 // Data flow design for 1 bit Full Subtractor
2
3 module FullSubtr_1bit_DataFlow ( input X, Y, Bin,
4                                 output Z, Bout );
5
6     wire P;
7     assign P = X^Y;
8     assign Z = (P^Bin);
9     wire R;
10    assign R = (Y & ~Y);
11    assign Bout = (R|(~P & Bin));
12
13 endmodule

```

Figure 5: Data flow design Verilog code (Data-flow Design)

| Assignment Editor | | | | | | | | | |
|---------------------------|------|---------|----------|-----------------|----------|---------|--------|---------|-----|
| FullSubtr_1bit_DataFlow.v | | | | | | | | | |
| Filter on node names: * | | | | | | | | | |
| | tatu | From | To | Assignment Name | Value | Enabled | Entity | Comment | Tag |
| 1 | ✓ | | out Bout | Location | PIN_W16 | Yes | | | |
| 2 | ✓ | | in X | Location | PIN_AB12 | Yes | | | |
| 3 | ✓ | | in Y | Location | PIN_AC12 | Yes | | | |
| 4 | ✓ | | out Z | Location | PIN_V16 | Yes | | | |
| 5 | ✓ | | in Bin | Location | PIN_AF9 | Yes | | | |
| 6 | | <<new>> | <<new>> | <<new>> | | | | | |

Figure 6: Pin Assignments (Data-flow Design)




Figure 7: Functional simulation waveform (Data-flow Design)

iii) Behavioural Design

```

1 // Behavioural Design for 1 bit Full Subtractor
2
3 module FullSubtr_1bit_Behavr (W, X, Bin, D, Bout);
4
5     input W, X, Bin;
6     output reg D, Bout;
7     reg P;
8     reg R;
9
10    always @*
11    begin
12        P = W^X;
13        D = P^Bin;
14        R = X & ~X;
15        Bout = R + (Bin & ~P);
16    end
17
18 endmodule

```

Figure 8: Behavioural design Verilog code

| Assignment Editor | | | | | | | | | |
|--|------|---------|----------|-----------------|----------|---------|--------|---------|-----|
| FullSubtr_1bit_Behavr.v | | | | | | | | | |
| Compilation Report - FullSubtr_1bit_Behavr | | | | | | | | | |
| <<new>> Filter on node names: * | | | | | | | | | |
| | tatu | From | To | Assignment Name | Value | Enabled | Entity | Comment | Tag |
| 1 | ✓ | | in X | Location | PIN_AC12 | Yes | | | |
| 2 | ✓ | | in Bin | Location | PIN_AF9 | Yes | | | |
| 3 | ✓ | | out Bout | Location | PIN_V16 | Yes | | | |
| 4 | ✓ | | out D | Location | PIN_W16 | Yes | | | |
| 5 | ✓ | | in W | Location | PIN_AB12 | Yes | | | |
| 6 | | <<new>> | <<new>> | <<new>> | | | | | |

Figure 9: Pin Assignments (Behavioural Design)




Figure 10: Functional simulation waveform (Behavioural Design)


B. Hierarchical Design

Figure 11: 4-bit Parallel Subtractor Circuit

```

1 // 4 bit subtractor
2
3 module Subtractor_4bit ( input A0, A1, A2, A3, B0, B1, B2, B3,
4                         output D0, D1, D2, D3, BOR);
5
6     wire w1, w2, w3;
7
8     L3_HalfSubtr Module_1(.X(A0), .Y(B0), .hBor(w1), .D(D0));
9     FullSubtractor_1bit_Struct Module_2 (.A(A1), .B(B1), .Bin(w1), .D(D1), .Bout(w2));
10    FullSubtractor_1bit_Struct Module_3 (.A(A2), .B(B2), .Bin(w2), .D(D2), .Bout(w3));
11    FullSubtractor_1bit_Struct Module_4 (.A(A3), .B(B3), .Bin(w3), .D(D3), .Bout(BOR));
12
13 endmodule

```

Figure 12: 4-bit Parallel Subtractor Verilog code (Use of sub-modules in Fig. 1 and Fig. 13)

```

1 // Half Subtractor module
2
3 module L3_HalfSubtr ( input X, Y,
4                     output D, hBor);
5
6     xor XOR1 (D, X, Y);
7     not NOT1 (NOTX, X);
8     and AND1 (hBor, NOTX, Y);
9
10 endmodule

```

Figure 13: Half-subtractor sub-module

| | tatu | From | To | Assignment Name | Value | Enabled | Entity | Comment | Tag |
|----|------|---------|---------|-----------------|----------|---------|--------|---------|-----|
| 1 | ✓ | | in A1 | Location | PIN_AC12 | Yes | | | |
| 2 | ✓ | | in A2 | Location | PIN_AF9 | Yes | | | |
| 3 | ✓ | | in A3 | Location | PIN_AF10 | Yes | | | |
| 4 | ✓ | | in B0 | Location | PIN_AD11 | Yes | | | |
| 5 | ✓ | | in B1 | Location | PIN_AD12 | Yes | | | |
| 6 | ✓ | | in B2 | Location | PIN_AE11 | Yes | | | |
| 7 | ✓ | | in B3 | Location | PIN_AC9 | Yes | | | |
| 8 | ✓ | | out BOR | Location | PIN_V16 | Yes | | | |
| 9 | ✓ | | out D0 | Location | PIN_W16 | Yes | | | |
| 10 | ✓ | | out D1 | Location | PIN_V17 | Yes | | | |
| 11 | ✓ | | out D2 | Location | PIN_V18 | Yes | | | |
| 12 | ✓ | | out D3 | Location | PIN_W19 | Yes | | | |
| 13 | ✓ | | in A0 | Location | PIN_AB12 | Yes | | | |
| 14 | | <<new>> | <<new>> | <<new>> | | | | | |

Figure 14: Pin assignment for 4-bit subtractor




Figure 15: Figure 10: Functional simulation for 4-bit subtractor

3.0 Discussion

a) Design entry methods in Quartus Prime

| Design entry type | Method |
|---------------------------------|--|
| AHDL | Textual entry using a high-level language |
| Block Diagram /Schematic Design | A graphical/schematic method of design entry whereby the individual circuit components are represented in a circuit diagram. |
| EDIF | Design entry using netlist files |
| SystemVerilog HDL | Textual entry using the verification language used to model, design, simulate, test and implement electronic systems. |
| Tcl Script | Textual entry using a high-level language |
| Verilog HDL | |
| VHDL | |

b) Verilog HDL models

- Structural Model: Most effective when designing simple combinational circuits as this model is the textual equivalent of a schematic diagram.
- Data-flow Model: Most effective when designing combinational circuits. It makes use of various operators.
- Behavioural Model: Used for both combinational and sequential circuits. It consists of the description of the output behaviour of the circuit.

c) *Preference of Verilog model*

The structural and behavioural models are the preferred models. The behavioural model seems to be the most 'versatile' and readable in terms of being closer to human language. The structural model is straight-forward and simple to understand. A combination of these models was used in the hierarchical design of the 4-bit subtractor above.

4.0 Conclusion

The objectives of this simulation experiment have been fulfilled. The functional simulations for each section were successfully obtained.