**Matric No.:** 208651

Assigned Date: 11 November 2021

# LAB 2: INTRODUCTION TO DE1-SoC BOARD

# 1.0 Objectives

- Familiarising with basic features of DE1-SoC board.
- Writing simple Verilog code.

# 2.0 Results and Simulation

A. Introduction to Quartus Prime Design Software (continuation of Lab 1)




Figure 1: Successful configuration of DE1-SoC board

The truth table was created from the obtained output on the board. The value 0 represents OFF and 1 represents ON. The inputs are SW[0] and SW[1]. The output is LEDR[0].

| $SW[0] / x_1$ | $SW[1]/x_2$ | LEDR[0]/f |
|---------------|-------------|-----------|
| 0             | 0           | 0         |
| 0             | 1           | 1         |
| 1             | 0           | 1         |
| 1             | 1           | 1         |

**Matric No.:** 208651

**Assigned Date:** 11 November 2021

# B. Testing a simple Verilog design

# Part 1 to 3




Figure 2: Creation of new project

The truth table was created from the obtained output on the board. The value 0 represents OFF and 1 represents ON. The inputs are SW[0], SW[1], SW[2] and SW[3]. The output is LEDR[0], LEDR[0], LEDR[0].

LEDR[1], LEDR[2] and LEDR[3].

| SW[0] / | SW[1] / | SW[2] /    | SW[3] /    | LEDR[0] | LEDR[1] | LEDR[2] | LEDR[3] |
|---------|---------|------------|------------|---------|---------|---------|---------|
| $x_1$   | $x_2$   | <i>X</i> 3 | <i>X</i> 4 | $/f_1$  | $/f_2$  | $f_3$   | $f_4$   |
| 0       | 0       | 0          | 0          | 0       | 0       | 0       | 0       |
| 0       | 0       | 0          | 1          | 0       | 0       | 0       | 1       |
| 0       | 0       | 1          | 0          | 0       | 0       | 1       | 0       |
| 0       | 0       | 1          | 1          | 0       | 0       | 1       | 1       |
| 0       | 1       | 0          | 0          | 0       | 1       | 0       | 0       |
| 0       | 1       | 0          | 1          | 0       | 1       | 0       | 1       |
| 0       | 1       | 1          | 0          | 0       | 1       | 1       | 0       |
| 0       | 1       | 1          | 1          | 0       | 1       | 1       | 1       |
| 1       | 0       | 0          | 0          | 1       | 0       | 0       | 0       |
| 1       | 0       | 0          | 1          | 1       | 0       | 0       | 1       |
| 1       | 0       | 1          | 0          | 1       | 0       | 1       | 0       |
| 1       | 0       | 1          | 1          | 1       | 0       | 1       | 1       |
| 1       | 1       | 0          | 0          | 1       | 1       | 0       | 0       |
| 1       | 1       | 0          | 1          | 1       | 1       | 0       | 1       |
| 1       | 1       | 1          | 0          | 1       | 1       | 1       | 0       |
| 1       | 1       | 1          | 1          | 1       | 1       | 1       | 1       |

**Matric No.:** 208651

**Assigned Date:** 11 November 2021




Figure 3: Pin assignment




Figure 4: Functional simulation of code

## Part 4




Figure 5: Functional simulation of modified code

Matric No.: 208651 Assigned Date: 11 November 2021

## Part 5

```
Single_Segment_7_Display_Tabina.v Compilation Report-Single_Segment_7_Display_Tabina AssignmentEditor

| Module that connects the SW switches to the 7 Segment lights

| Module Single_Segment_7_Display_Tabina (SW, HEXO);
| input [6:0] SW; // toggle switches
| output [6:0] HEXO; // red LEDs
| assign HEXO[0] = SW[0];
| assign HEXO[1] = SW[1];
| assign HEXO[2] = SW[2];
| assign HEXO[3] = SW[3];
| assign HEXO[4] = SW[4];
| assign HEXO[5] = SW[5];
| assign HEXO[6] = SW[6];
| endmodule
```

Figure 6: Code for single 7-segment display

#### Part 6

Figure 7: Code for displaying CCSE

Matric No.: 208651 Assigned Date: 11 November 2021

#### 3.0 Discussion

# A. Introduction to Quartus Prime Design Software (continuation of Lab 1)

The simulation was carried out successfully in Lab 1 and the same results were obtained on the DE1-SoC board.

There was a minor issue when configuring the device. The following steps were taken: Open 'Programmer' window > Delete the current device > Auto-detect devices > Choose the option 5CSEMAC5 > Delete the 5CSEMAC6 > Select 'Add file' > Add .sof file of the project.

# B. Testing a simple Verilog design

## Part 1 to 3

The code was successfully run on the simulation as well as the board. When running it was discovered that the module name needed to be the same as that of the file name.

In the given code, the first line is: module Lab\_1a (SW, LEDR);

The code was modified to: module lightswitch\_tabina (SW, LEDR);

## Part 4

Code was written and successfully compiled. The functional simulation was successful. The expected result is that the input values are equal to the outputs.

#### Part 5

Code was written and successfully compiled.

## Part 6

Code was written and successfully compiled.

# 4.0 Conclusion

Part 1 to 3: Completed and demonstrated

Part 4: Not demonstrated

Part 5: Not demonstrated

Part 6: Not demonstrated