# **EE446 LABORATORY**

# **EXPERIMENT 1**

# PRELIMINARY REPORT

Muttalip Caner TOL 2031466 Tuesday Afternoon

#### 1.2. Module Design with Verilog HDL

#### 1.2.1. Constant Value Generator

```
module Constant_Value_Generator #(parameter W = 4, V = 4'b0000) (bus_in);

output wire [(W-1):0] bus_in;

assign bus_in = V;

endmodule
```

#### 1.2.2. Decoder

#### 1. Implementation

```
1 pmodule decoder #(parameter IN WIDTH = 3) (
         in, out
 3
    L);
 4
         input [(IN WIDTH-1):0] in;
 5
         output reg [((1<<IN_WIDTH)-1):0] out;</pre>
 6
         always @(in)
 8 🕫
         begin
             out = {(1<<IN_WIDTH){1'b0}};
 9
             out[in] = 1'b\overline{1};
11
         end
12
13
    endmodule
```

#### 2. Test bench module

```
1 module decoder_tb();
         reg [1:0] in;
wire [3:0] out;
reg[1:0] testvectors[3:0]; // array of testvectors
2
3
4
5
6
7
8
9
10
11
12
12
13
14
15
16
17
18
         reg [1:0] vectornum;
         decoder #2 DUT(in, out);
          // load vectors
         initial
         begin
          $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/decoder tb.tv",testvectors);
         end
          //apply test vectors
         always
         begin
19
          in = testvectors[vectornum];
          vectornum = vectornum +1;
          end
24 endmodule
```

## 3. Vector table

- 1 00 2 01 3 10 4 11
- 4. Verification



## 1.2.3. Multiplexers

#### 1. Implementations

```
1
     module mux2 #(parameter W = 4)( select, mux in1, mux in2, mux out );
 2
 3
     input
               select;
 4
     input[W-1:0] mux_in1, mux_in2;
 5
     output wire [W-1:0] mux out;
 6
 7
     assign mux out = select ? mux in2 : mux in1;
 8
9
     endmodule
    module mux4 #(parameter W = 3) ( select, mux in1, mux in2, mux in3, mux in4, mux out );
 2
 3
        input[1:0] select;
 4
        input[W:0] mux_in1,mux_in2,mux_in3,mux_in4;
 5
        output reg [W:0] mux out;
        always @(select, mux in1, mux in2, mux in3, mux in4)
 6
 7 🕫
        begin
 8 |
            case(select)
 9
                 2'b00: mux out = mux in1;
                 2'b01: mux_out = mux_in2;
11
                 2'b10: mux_out = mux_in3;
                 2'b11: mux out = mux in4;
13
            endcase
14
        end
15
16 endmodule
```

#### 2. Test bench modules

```
1 module mux2 tb();
        reg select;
        reg[3:0] mux in1, mux in2;
 4
        wire [3:0] mux_out;
 5
        reg[8:0] testvectors[31:0]; // array of testvectors
 6
        reg [4:0] vectornum;
 8
        mux2 #4 DUT(select, mux in1, mux in2, mux out);
 9
        // load vectors
        initial
        begin
        $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/mux2 tb.tv",testvectors);
14
        vectornum = 0;
        end
16
        //apply test vectors
        always
19 ₽
        begin
         #5;
         {mux in1, mux in2,select} = testvectors[vectornum];
         vectornum = vectornum +1;
24
25 endmodule
```

## 3. Vector tables

Test vectors of mux2 and mux4:


1 2 3	0000_0000_0 0001_0000_0 0010_0000_0	1 2 3	0000_0000_0000_0000_00 0001_0000_0000_0	33 34 35	0000_0000_0000_0000_10 0000_0000_0001_0000_10
4	0010_0000_0	4	0011 0000 0000 0000 00	36	0000_0000_0010_0000_10 0000_0000_0011_0000_10
5	0100 0000 0	5	0100 0000 0000 0000 00	37	0000_0000_0011_0000_10
6	0101 0000 0	6	0101 0000 0000 0000 00	38	0000_0000_0100_0000_10
7	0110 0000 0	7	0110 0000 0000 0000 00	39	0000_0000_0101_0000_10
8	0111_0000_0	8	0111 0000 0000 0000 00	40	0000_0000_0110_0000_10
9	1000 0000 0	9	1000 0000 0000 0000 00	41	0000 0000 1000 0000 10
10	1001_0000_0	10	1001 0000 0000 0000 00	42	0000_0000_1000_0000_10
11	1010 0000 0	11	1010 0000 0000 0000 00	43	0000_0000_1001_0000_10
12	1011 0000 0	12	1011_0000_0000_0000_00	44	0000_0000_1010_0000_10
13	1100 0000 0	13	1100 0000 0000 0000 00	45	0000_0000_1011_0000_10
14	1101_0000_0	14	1101 0000 0000 0000 00	46	0000_0000_1100_0000_10
15	1110 0000 0	15	1110 0000 0000 0000 00	47	0000_0000_1101_0000_10
16	1111_0000_0	16	1111 0000 0000 0000 00	48	0000 0000 1111 0000 10
17	0000_0000_1	17	0000 0000 0000 0000 01	49	0000 0000 0000 0000 11
18	0000_0001_1	18	0000 0001 0000 0000 01	50	0000 0000 0000 0001 11
19	0000_0010_1	19	0000_0010_0000_0000_01	51	0000 0000 0000 0010 11
20	0000_0011_1	20	0000 0011 0000 0000 01	52	0000 0000 0000 0011 11
21	0000_0100_1	21	0000 0100 0000 0000 01	53	0000 0000 0000 0100 11
22	0000_0101_1	22	0000_0101_0000_0000_01	54	0000 0000 0000 0101 11
23	0000_0110_1	23	0000 0110 0000 0000 01	55	0000 0000 0000 0110 11
24	0000_0111_1	24	0000 0111 0000 0000 01	56	0000 0000 0000 0111 11
25	0000_1000_1	25	0000 1000 0000 0000 01	57	0000_0000_0000_1000_11
26	0000_1001_1	26	0000_1001_0000_0000_01	58	0000 0000 0000 1001 11
27	0000_1010_1	27	0000 1010 0000 0000 01	59	0000 0000 0000 1010 11
28	0000_1011_1	28	0000 1011 0000 0000 01	60	0000 0000 0000 1011 11
29	0000_1100_1	29	0000_1100_0000_0000_01	61	0000 0000 0000 1100 11
30	0000_1101_1	30	0000 1101 0000 0000 01	62	0000_0000_0000_1101_11
31	0000_1110_1	31	0000 1110 0000 0000 01	63	0000 0000 0000 1110 11
32	0000_1111_1	32	0000 1111 0000 0000 01	64	0000 0000 0000 1111 11
		32			

#### 4. Verification

Simulation results for mux2:



Simulation results for mux4:



#### 1.2.4. Arithmetic Logic Unit (ALU)

#### 1. Implementation

```
\squaremodule alu #(parameter W = 4) (
 2
          // Inputs
 3
          А, В,
 4
          // Outputs
 5
          out, CO, OVF, Z ,N,
 6
          // Control Signal
 7
          ALU control);
 8
          // Inputs
 9
          input [W-1:0] A;
10
          input [W-1:0] B;
11
          // Outputs
12
          output reg[W-1:0] out;
13
          output reg CO, OVF, Z ,N;
14
          // Signal
15
          input[2:0] ALU control;
16
17
          always@(*)
18 ⊟
          begin
    白
19
               case (ALU control)
20
                   // Arithmetic operations
21
                   3'b000: \{CO, out\} = A + B;
22
                   3'b001: \{CO, out\} = A - B;
23
                   3'b010: \{CO, out\} = B - A;
24
25
                   // Logic operations
26
                   3'b011: out = A \& \sim B;
27
                   3'b100: out = A & B;
28
                   3'b101: out = A | B;
29
                   3'b110: out = A ^ B;
30
                   3'b111: out = A \sim^{A} B;
31
32
               endcase
33
34
             OVF = ({CO,out[W-1]} == 2'b01);
35
             if((ALU control != 3'b000) && (ALU control != 3'b001) && (ALU control != 3'b010))
36
37
                 begin
38
                     co = 1'b0;
39
                     OVF = 1'b0;
40
                 end
41
             N = out[W-1];
42
             Z = out == {W{1'b0}};
43
44
45
     endmodule
```

#### 2. Overflow detection

I have put checkpoints on the arithmetic operations. Overflow flag is set when:

- adding two positives yields a negative
- or, adding two negatives gives a positive
- or, subtract a negative from a positive gives a negative
- or, subtract a positive from a negative gives a positive

#### 3. Test bench module

```
module alu_tb();
 2
         reg [3:0] A;
         reg [3:0] B;
// Outputs
 3
 4
 5
         wire [3:0] out;
         wire CO, OVF, Z ,N;
 6
 7
         // Signal
 8
         reg [2:0] ALU_control;
 9
         reg[10:0] testvectors[7:0]; // array of testvectors
10
         reg [2:0] vectornum;
11
12
                             out, CO, OVF, Z ,N, ALU control);
         alu #4 DUT(A, B,
13
14
         // load vectors
15
         initial
16
         begin
17
         $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/alu tb.tv",testvectors);
18
         vectornum = 0;
19
         end
20
21
         //apply test vectors
         always
23
         begin
24
25
          #5;
          {A,B,ALU_control} = testvectors[vectornum];
26
          vectornum = vectornum +1;
27
         end
28
29 endmodule
```

#### 4. Vector table

```
1111_1111_000
1
2
     1001_1100_000
     1001_1001_001
1001_1100_010
3
4
5
     1001_1100_011
6
     1001_1100_100
     1001_1100_101
8
     1001_1100_110
9
     1001_1100_111
```

## 5. Verification



## 1.2.5. Registers

1. Simple register with synchronous reset

```
1 pmodule register A #(parameter W = 8) (
 2
         clk,
 3
         DATA, A,
 4
         reset
 5
    L);
 6
         input clk;
 7
         input [W-1:0] DATA;
 8
         output reg [W-1:0] A;
 9
         input reset;
10
11
         initial
12 ₽
         begin
13
         A = \{W\{1'b0\}\};
14
         end
15
16
         always @ (posedge clk)
17 □
         begin
18
             if (!reset)
19
                 A <= DATA;
20
             else
21
                 begin
22
                    A \le \{W\{1'b0\}\};
23
                 end
24
         end
25
    endmodule
```

2. Register with synchronous reset and write enable

```
1 pmodule register_B #(parameter W = 8) (
2
         clk,
 3
         DATA, A,
 4
         reset, WE
    L);
 5
 6
         input clk;
 7
         input [W-1:0] DATA;
 8
         output reg [W-1:0] A;
 9
         input reset, WE;
10
11
         initial
12 ₽
         begin
13
             A = \{W\{1'b0\}\};
14
         end
15
16
         always @ (posedge clk)
17 ₽
         begin
18
             if (reset)
19
                      A \le \{W\{1'b0\}\};
20
             else if(WE==1)
21
                 A <= DATA;
22
             else
23
                 A \leq A;
24
25
         end
26 endmodule
```

3. Shift register with parallel and serial load

```
module shift reg #(parameter W = 4) (
 2
          clk,
 3
          parallel, right,
 4
          DATA, A, R, L,
 5
          reset
 6
    L);
 7
          input clk;
 8
          input [W-1:0] DATA;
9
          output reg [W-1:0] A;
10
          input reset, R, L, parallel, right;
11
12
          initial
13
    begin
14
              A = \{W\{1'b0\}\};
15
          end
16
17
          always @ (posedge clk)
18
          begin
    19
              if (reset)
20
                      A = \{W\{1'b0\}\};
21
              else
22
    begin
23
24
                  if (parallel==1)
25
                           A = DATA;
26
                  else
27
    白
                  begin
28
                  if (right)
29
                      begin
30
                           A = A \gg 1;
31
                           A[W-1] = L;
32
                       end
33
                       else
34
                      begin
35
                           A = A << 1;
36
                           A[0] = R;
37
                       end
38
                  end
39
              end
40
          end
     endmodule
41
```

# 4. Test bench modules For Simple Register with synchronous reset:

```
module register_A_tb();
         reg clk;
         reg [3:0] DATA;
         wire [3:0] A;
 6
         reg reset;
 8
         reg[4:0] testvectors[31:0]; // array of testvectors
         reg [4:0] vectornum;
         register A #4 DUT(clk, DATA, A, reset);
         // generate clock
         always // no sensitivity list, so it always executes
14 E
         begin
            clk <= 1;
16
17
             #5;
             clk <= 0:
18
             #5;
19
         end
         // load vectors
         initial
22 E
         begin
         $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_A_tb.tv",testvectors);
24
25
         vectornum = 0;
         end
26
27
         //apply test vectors
28
29 🗗
         always
         begin
30
          #13;
          {DATA, reset} = testvectors[vectornum];
          vectornum = vectornum +1;
33
         end
34
35 endmodule
```

For Register with synchronous reset and write enable:

```
module register B tb();
         reg clk;
         reg [3:0] DATA;
 4
         wire [3:0] A;
 6
         reg reset, WE;
 8
         reg[5:0] testvectors[31:0]; // array of testvectors
 9
        reg [4:0] vectornum;
         register_B #4 DUT(clk, DATA, A, reset, WE);
         // generate clock
13
         always // no sensitivity list, so it always executes
14 ₽
         begin
15
            clk <= 1;
16
             #5;
17
             clk \le 0;
18
             #5;
19
         end
         // load vectors
         initial
22 E
23
         begin
         $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_B_tb.tv",testvectors);
24
         vectornum = 0;
25
         end
26
         //apply test vectors
28
         always
29
         begin
30
          {DATA, reset, WE} = testvectors[vectornum];
          vectornum = vectornum +1;
         end
34
35 endmodule
```

#### For Shift register with parallel and serial load:

```
module shift_reg_tb();
         reg clk;
 4
         reg [3:0] DATA;
        wire [3:0] A;
        reg reset, R, L, parallel, right;
 6
 8
        reg[8:0] testvectors[31:0]; // array of testvectors
 9
        reg [4:0] vectornum;
        shift_reg #4 DUT(clk, parallel, right, DATA, A, R, L, reset);
         // generate clock
         always // no sensitivity list, so it always executes
14 ₽
        begin
            clk <= 1;
16
             #5;
17
            clk <= 0;
18
            #5;
         end
19
         // load vectors
21
         initial
22
23
        begin
        $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/shift_reg_tb.tv",testvectors);
24
        vectornum = 0;
         end
26
27
         //apply test vectors
28
         always
29 ₽
        begin
30
          #13;
          {DATA, parallel, right, R, L, reset} = testvectors[vectornum];
         vectornum = vectornum +1;
         end
34
35
    endmodule
```

#### 5. Vector tables

```
0000_1_0_0_0
0001_1_0_0_0
0010_1_0_0_0
                                   1
2
3
                                             0000_0_1
          0000_0
                                             0001_0_1
0010_0_1
          0001_0
3
4
5
6
7
8
9
          0010_0
                                                                           0011_1_0_0_0
0100_1_0_0_0
0101_1_0_0_0
                                             0011_0_1
          0011_0
                                             0100_0_1
0101_0_1
          0100_0
                                    5
6
7
8
9
          0101_0
0110_0
                                                                           0110_0_1
                                            0111_0_1
1000_0_0
          0111_0
          1000_0
1001_0
                                                                10
11
                                                                           1001_0_1_1_0_0
1010_0_1_0_1_0
1011_0_1_1_0_0
                                             1001_0_0
                                            1010 0 0
                                             1011_0_0
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
          1011_0
1100_0
                                                                           1100_0_0_0_1_0
1101_0_0_1_0_0
1110_0_0_1_0
                                                                13
14
15
16
17
18
19
20
21
22
23
24
25
                                             1100_0_0
                                            1101_0_0
1110_0_0
                                  14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
          1110_0
                                                                           1111_0_0_1_0_0
                                             1111_0_0
          1111 0
                                                                           0000_1_1_1_0_1
0001_1_1_1_0_1
0010_1_1_1_0_1
                                             0000_1_1
0001_1_1
          0001_1
0010_1
                                             0010_1_1
                                             0011_1_1
0100_1_0
                                                                           0011_1_1_1_0_1
          0011_1
                                                                           0100_1_0_1_0_1
0101_1_0_1_0_1
          0100_1
0101_1
                                             0101_1_0
0110_1_0
                                                                           0110_1_0_1_0_1
                                             0111_1_0
                                                                           0111_1_0_1_0_1
1000_1_1_1_0_1
          0111\_1 \\ 1000\_1
                                             1000_1_1
1001_1_1
                                                                26
27
28
                                                                           1001_1
                                             1010_1_1
          1010 1
                                             1011_1_1
1100_1_0
          1011_1
                                                                 29
30
31
                                                                           1100_1_0_1_0_1
          1100_1
                                             1101_1_0
                                                                           1101_{-1}_{-0}_{-1}_{0}_{1}
1110_{-1}_{-0}_{1}_{0}_{1}
          1101 1
                                             1110 1 0
                                             1111_1_0
                                                                           1111_1_0_1_0_1
          1111_1
```


# 6. Verification Simulation of Simple register with synchronous reset



Simulation of Register with synchronous reset and write enable




Simulation of Shift register with parallel and serial load



# 1.3. Register File

# 1. Design



#### 2. Implementation

```
1 pmodule register file #(parameter W = 4)(
         clk,
 3
         data_in,
 4
         WE3, rst,
 5
         A1, A2, A3,
 6
         RD1, RD2
 7
         );
8
9
         // inputs
10
         input clk;
         input [W-1:0] data_in;
11
12
         input [1:0] A1, A2, A3;
         input WE3, rst;
13
14
         // outputs
         output wire [W-1:0] RD1, RD2;
15
16
         // wires
17
         wire [3:0] d; // output of decoder
18
         wire [W-1:0] r_{out1}, r_{out2}, r_{out3}, r_{out4}; // register outputs
         wire EN1, EN2, EN3, EN4; // write enables
19
20
21 ₽
         decoder #(2) decoder1(
             .in(A3),
22
23
             .out(d)
24
         );
25
26
         assign EN1 = WE3 & d[0];
27
         assign EN2 = WE3 & d[1];
28
         assign EN3 = WE3 & d[2];
29
         assign EN4 = WE3 & d[3];
30
31 ₽
         register B #(W) regl(
32
             .clk(clk),
33
             .DATA (data in),
             .A(r out1),
34
35
             .reset(rst),
36
             .WE (EN1)
37
         );
39 ₽
         register B #(W) reg2(
40
             .clk(clk),
41
             .DATA (data in),
42
             .A(r out2),
43
             .reset (rst),
44
             .WE (EN2)
45
         );
46
47 ₽
         register B #(W) reg3(
48
             .clk(clk),
49
             .DATA (data in),
50
             .A(r out3),
51
             .reset (rst),
52
             .WE (EN3)
53
         );
54
55 ₽
         register B #(W) reg4(
             .clk(clk),
56
57
             .DATA (data in),
58
             .A(r out4),
59
             .reset (rst),
60
             .WE (EN4)
61
         );
62
```

```
63 ₽
         mux4 #(W) mux 1(
              .select(A\overline{1}),
64
65
              .mux in1(r out1),
66
              .mux in2(r out2),
67
              .mux in3(r out3),
68
              .mux in4(r out4),
69
              .mux out (RD1)
         );
71
         mux4 #(W) mux 2(
72
73
              .select(A2),
74
              .mux in1(r out1),
75
              .mux in2(r out2),
76
              .mux in3(r out3),
              .mux_in4(r_out4),
77
              .mux_out(RD2)
79
         );
81
    endmodule
```

#### 3. Test bench module

```
module register_file_tb();
 2
3
4
5
6
7
8
9
          reg clk;
         reg [3:0] data_in;
reg [1:0] A1, A2, A3;
          reg WE3, rst;
          // outputs
          wire [3:0] RD1, RD2;
10
11
12
13
         reg[11:0] testvectors[15:0]; // array of testvectors
reg [4:0] vectornum;
          register_file #4 DUT(clk, data_in, WE3, rst,
                                                              A1, A2, A3, RD1, RD2);
14
15
          // generate clock
          always // no sensitivity list, so it always executes
begin
              clk <= 1:
              #5;
              clk <= 0;
              #5;
          end
          // load vectors
          initial
          begin
          $readmemb("C:/Users/Caner/Documents/GitHub/Course-Projects/EE446/LAB1/register_file_tb.tv",testvectors);
          vectornum = 0;
          end
          //apply test vectors
30
31
32
33
          always
          begin
           #13;
           {data_in, A1, A2, A3, WE3, rst} = testvectors[vectornum];
34
          vectornum = vectornum +1;
          end
36
37 endmodule
```

#### 4. Vector table

```
1 0000_00_00_00_01

2 0001_00_00_00_1_0

3 0010_00_00_01_1_0

4 0011_00_00_10_1_0

5 0100_00_01_1_0

6 0000_00_11_00_0

7 0000_10_11_00_0

8 0101_00_00_01_1_0

9 0110_00_00_11_0

10 0111_00_00_10_1_0

11 1000_00_01_1_0

12 1001_00_01_00_0

13 1010_01_10_01_00_0

14 1011_10_11_00_0

15 1110_01_01_01_01_0

16 1111_11_11_10_0
```


#### 5. Verification

<b>□</b> ▼	Msgs																					
	No																					
	No	(00								(10	(00)						χç	)1	(10	(01	X	11
→ /register_file_tb/RD1 →	No	0000		0001						(0011	(0	0101					χç	110	(0111	X	0000	
<b>∓</b> - <b>∜</b> /register_file_tb/A2 -N	No	- 00						(0	1	(11	(00)					(01	X	10	(11	(01	X	11
→ /register_file_tb/RD2 →	No	0000		0001				(0	010	0100	(0	0101				(0110	χ¢	111	(1000	X	0000	
	No	- 00			01	(10	(11	(0	)			χο:	1	10	(11	(00)	χ¢	)1	(10	(01	X	10
	No	0000	(000	1	0010	(0011	(0100	(0	000		(0101	(0:	110	0111	1000	(1001	X)	1010	(1011	(1110	X	1111
	10															$\neg \bot$						
<pre>/register_file_tb/rst -*</pre>	No																					

#### 1.4. Datapath Design for an Architecture

- How many control pins for the control signals does your architecture have?
   R1Src, ASrc, ALUControl[2:0], Acc\_parallel, Acc\_Lsrc[1..0], Q\_right and the reset signals of the four registers.
   There are 9 control pins.
- How many different control signals does your architecture use to perform the desired tasks?
   R1Src, ASrc, ALUControl[2:0], Acc\_parallel, Acc\_Lsrc[1..0], Q\_right 6 control signals.
- Can you reduce the number of the control pins? Why not or how?
   We can ignore the reset pins of the registers.
- Write down the sequence of the control signals for REVERSED LOAD operation. How many cycle does this operation take?

```
5<sup>th</sup> Clock:
Acc[3] <- Q[0]
Q[3] <- Acc[0]
6<sup>th</sup> Clock:
Acc[3] <- Q[0]
Q[3] <- Acc[0]
7<sup>th</sup> Clock: Q_right = 0, Acc_Lsrc[1..0] = 01
Acc[3] <- Q[3]
Q[0] < 0
8<sup>th</sup> Clock:
Acc[3] <- Q[3]
Q[0] < 0
9<sup>th</sup> Clock:
Acc[3] <- Q[3]
Q[0] < 0
10<sup>th</sup> Clock:
Acc[3] <- Q[3]
Q[0] < 0
11<sup>th</sup> Clock: Acc_parallel = 1, R1Src = 1
R1 <- Acc
11 Clock cycles in total.
```



Page 1 of 1

Revision: