```
module dataMem
            ( input wire clk, WE,
  input wire [31:0] adress, writeData,
  output wire [31:0] ReadData);
2
3
4
5
6
7
8
9
             reg [7:0] RAM [255:0] //256 byte memory
             assign ReadData = RAM[adress[31:0]];
             initial begin
    $readmemh("datamemory.txt", RAM);
#100;
11
12
13
             end
14
15
             always @(posedge clk)
            begin
if(WE == 1'b1)
RAM[adress[31:0]] <= writeData;
16
17
18
19
20
       endmodule
```