```
module multicycle_tb();
 2
 3
              clock;
        reg
 4
        reg reset
 5
        wire zeroflag;
        wire IRegen;
wire [7:0] ALUa;
wire [7:0] ALUb;
wire [7:0] ALUout;
wire [15:0] FetchedInst;
wire [15:0] Inst;
 6
7
 8
 9
10
11
               [3:0] next_state;
[7:0] PCout;
        wire
12
13
        wire
14
               [7:0]
                       R2;
        wire
               [7:0] R3;
15
        wire
               [7:0] RD2;
16
        wire
               [2:0]
[2:0]
[2:0]
[7:0]
17
        wire
                       regadr1;
18
                       regadr2;
ShiftCtrl;
        wire
19
        wire
20
21
22
23
24
25
26
        wire
                       Shiftin;
               [7:0] Shiftout;
        wire
        wire [7:0] shi
wire [3:0] sta
wire [7:0] toR
wire [2:0] wa;
                      shiftselectout;
                       state;
                       toReg;
27
28
29
        multicycle DUT(
           reset,
30
           clock,
31
           zeroflag,
32
33
           IRegen,
           ALUā,
34
           ALUb,
35
           ALUout,
36
           FetchedInst,
37
           Inst,
38
           next_state,
39
           PCout,
40
           R2,
41
           R3,
42
           RD2,
43
           regadr1,
44
           regadr2
           ShiftCtrl,
Shiftin,
45
46
           Shiftout,
47
48
           shiftselectout,
49
           state,
50
51
52
53
           toReg,
           wa
       );
54
       integer j;
55
56
       initial begin
57
         clock=0;
         reset = 0:
58
59
       end
60
61
       always @(*)
62
63
           begin
           for(j=0; j<10000; j=j+1) begin
           clock = ~clock;
64
65
                   if(R2 != 8'b00000000)
66
                       $display("Error in %1d case",R2);
67
                   else
68
                       $display("No error in %1d case",R2);
           #10;
69
70
           #1 $display("t=%t",$time," r2=%1d",R2);
71
72
           end
73
74
75
        endmodule
```