

```

1  ; Pulse.s
2  ; Routine for creating a pulse train using interrupts
3  ; This uses Channel 0, and a 1MHz Timer Clock ( _TAPR = 15 )
4  ; Uses Timer0A to create pulse train on PF2
5
6  ;Nested Vector Interrupt Controller registers
7  NVIC_ENO_INT19      EQU 0x00080000 ; Interrupt 19 enable
8  NVIC_ENO            EQU 0xE000E100 ; IRQ 0 to 31 Set Enable Register
9  NVIC_PRI4           EQU 0xE000E410 ; IRQ 16 to 19 Priority Register
10
11 ; 16/32 Timer Registers
12 TIMER0_CFG          EQU 0x40030000
13 TIMER0_TAMR         EQU 0x40030004
14 TIMER0_CTL          EQU 0x4003000C
15 TIMER0_IMR          EQU 0x40030018
16 TIMER0_RIS          EQU 0x4003001C ; Timer Interrupt Status
17 TIMER0_ICR          EQU 0x40030024 ; Timer Interrupt Clear
18 TIMER0_TAILR        EQU 0x40030028 ; Timer interval
19 TIMER0_TAPR         EQU 0x40030038
20 TIMER0_TAR           EQU 0x40030048 ; Timer register
21
22 ;GPIO Registers
23 GPIO_PORTF_DATA      EQU 0x40025010 ; Access BIT2
24 GPIO_PORTF_DIR       EQU 0x40025400 ; Port Direction
25 GPIO_PORTF_AFSEL     EQU 0x40025420 ; Alt Function enable
26 GPIO_PORTF_DEN       EQU 0x4002551C ; Digital Enable
27 GPIO_PORTF_AMSEL     EQU 0x40025528 ; Analog enable
28 GPIO_PORTF_PCTL      EQU 0x4002552C ; Alternate Functions
29
30 ;System Registers
31 SYSCCTL_RCGCGPIO     EQU 0x400FE608 ; GPIO Gate Control
32 SYSCCTL_RCGCTIMER    EQU 0x400FE604 ; GPTM Gate Control
33
34 ;-----
35 LOW                   EQU 20
36 HIGH                  EQU 30
37 ;-----
38
39         AREA      routines, CODE, READONLY
40         THUMB
41         EXPORT    My_Timer0A_Handler
42         EXPORT    PULSE_INIT
43
44 ;-----
45 My_Timer0A_Handler\
46     PROC
47     PUSH {LR,R0-R12}
48     LDR R0, =GPIO_PORTF_DATA
49     LDR R1, [R0]
50     EOR R1, #0x04
51     STR R1, [R0]
52     CMP R1, #0x04
53     BNE jump
54     LDR R2, =HIGH
55     B    finish
56
57 jump    LDR R2, =LOW
58
59 finish  LDR R1, =TIMER0_TAILR ; initialize match clocks
60         STR R2, [R1]
61         LDR R0, =TIMER0_ICR ; clear interrupt flag
62         MOV R1, #0x05
63         STR R1, [R0]
64         POP {LR,R0-R12}
65         BX  LR
66     ENDP
67 ;-----
68
69 PULSE_INIT PROC
70     LDR R1, =SYSCCTL_RCGCGPIO ; start GPIO clock
71     LDR R0, [R1]
72     ORR R0, R0, #0x20 ; set bit 5 for port F
73     STR R0, [R1]
74     NOP ; allow clock to settle
75     NOP
76     NOP
77     LDR R1, =GPIO_PORTF_DIR ; set direction of PF2

```

```
78      LDR R0, [R1]
79      ORR R0, R0, #0x04 ; set bit2 for output
80      STR R0, [R1]
81      LDR R1, =GPIO_PORTF_AFSEL ; regular port function
82      LDR R0, [R1]
83      BIC R0, R0, #0x04
84      STR R0, [R1]
85      LDR R1, =GPIO_PORTF_PCTL ; no alternate function
86      LDR R0, [R1]
87      BIC R0, R0, #0x00000F00
88      STR R0, [R1]
89      LDR R1, =GPIO_PORTF_AMSEL ; disable analog
90      MOV R0, #0
91      STR R0, [R1]
92      LDR R1, =GPIO_PORTF_DEN ; enable port digital
93      LDR R0, [R1]
94      ORR R0, R0, #0x04
95      STR R0, [R1]
96
97      LDR R1, =SYSCTL_RCGCTIMER ; Start Timer0
98      LDR R2, [R1]
99      ORR R2, R2, #0x01
100     STR R2, [R1]
101     NOP ; allow clock to settle
102     NOP
103     NOP
104     LDR R1, =TIMER0_CTL ; disable timer during setup LDR R2, [R1]
105     BIC R2, R2, #0x01
106     STR R2, [R1]
107     LDR R1, =TIMER0_CFG ; set 16 bit mode
108     MOV R2, #0x04
109     STR R2, [R1]
110     LDR R1, =TIMER0_TAMR
111     MOV R2, #0x02 ; set to periodic, count down
112     STR R2, [R1]
113     LDR R1, =TIMER0_TAILR ; initialize match clocks
114     LDR R2, =LOW
115     STR R2, [R1]
116     LDR R1, =TIMER0_TAPR
117     MOV R2, #15 ; divide clock by 16 to
118     STR R2, [R1] ; get 1us clocks
119     LDR R1, =TIMER0_IMR ; enable timeout interrupt
120     MOV R2, #0x01
121     STR R2, [R1]
122     ; Configure interrupt priorities
123     ; Timer0A is interrupt #19.
124     ; Interrupts 16-19 are handled by NVIC register PRI4.
125     ; Interrupt 19 is controlled by bits 31:29 of PRI4.
126     ; set NVIC interrupt 19 to priority 2
127     LDR R1, =NVIC_PRI4
128     LDR R2, [R1]
129     AND R2, R2, #0x00FFFFFF ; clear interrupt 19 priority
130     ORR R2, R2, #0x40000000 ; set interrupt 19 priority to 2
131     STR R2, [R1]
132     ; NVIC has to be enabled
133     ; Interrupts 0-31 are handled by NVIC register EN0
134     ; Interrupt 19 is controlled by bit 19
135     ; enable interrupt 19 in NVIC
136     LDR R1, =NVIC_EN0
137     MOVT R2, #0x08 ; set bit 19 to enable interrupt 19
138     STR R2, [R1]
139     ; Enable timer
140     LDR R1, =TIMER0_CTL
141     LDR R2, [R1]
142     ORR R2, R2, #0x03 ; set bit0 to enable
143     STR R2, [R1] ; and bit 1 to stall on debug
144     BX LR ; return
145     ENDP
146     END
```