```
 1  module multicycle_tb();
 2
 3   reg  clock;
 4   reg  reset;
 5   wire zeroflag;
 6   wire IRegen;
 7   wire [7:0] ALUa;
 8   wire [7:0] ALUb;
 9   wire [7:0] ALUout;
10   wire [15:0] FetchedInst;
11   wire [15:0] Inst;
12   wire [3:0] next_state;
13   wire [7:0] PCout;
14   wire [7:0] R2;
15   wire [7:0] R3;
16   wire [7:0] RD2;
17   wire [2:0] regadr1;
18   wire [2:0] regadr2;
19   wire [2:0] ShiftCtrl;
20   wire [7:0] Shiftin;
21   wire [7:0] Shiftout;
22   wire [7:0] shiftselectout;
23   wire [3:0] state;
24   wire [7:0] toReg;
25   wire [2:0] wa;
26
27
28   multicycle DUT(
29     reset,
30     clock,
31     zeroflag,
32     IRegen,
33     ALUa,
34     ALUb,
35     ALUout,
36     FetchedInst,
37     Inst,
38     next_state,
39     PCout,
40     R2,
41     R3,
42     RD2,
43     regadr1,
44     regadr2,
45     ShiftCtrl,
46     Shiftin,
47     Shiftout,
48     shiftselectout,
49     state,
50     toReg,
51     wa
52  );
53
54  integer j;
55
56  initial begin
57    clock=0;
58    reset = 0;
59  end
60
61  always @(*)
62     begin
63     for(j=0; j<10000; j=j+1) begin
64     clock = ~clock;
65           if(R2 != 8'b00000000)
66              $display("Error in %1d case",R2);
67           else
68              $display("No error in %1d case",R2);
69     #10;
70        end
71     #1 $display("t=%t",$time," r2=%1d",R2);
72     end
73
74
75   endmodule
```