```
2
     * Ferhat Can ATAMAN 2030112
     * 17/04/2018 Tuesday
 4
 5
6
7
     module controller
                         clk,reset,
            input wire
8
            input wire
                         [31:0] Instr
9
            input wire CO, N, Z, OVF,
10
            output wire WriteEnable,
            output reg PCsrc, shiftLR, RegWrite, ImmSrc,
output wire [1:0] MemtoReg,
11
12
13
            output wire ALUSrcB, RegSrc
            output reg [2:0] ALUControl,
14
15
            output wire [3:0] Flags);
16
17
18
         reg NoWrite, FlagWrite;
19
        wire RegW, ALUOp;
20
              [6:0] controls;
         reg
21
         wire [5:0] Funct;
        wire [1:0] Op;
wire [3:0] Rd;
wire [3:0] ALUFlags;
22
23
24
25
26
27
         assign ALUFlags
                             = \{N,Z,CO,OVF\};
         assign Funct
                             = Instr[25:20];
28
                             = Instr[27:26];
         assign Op
29
30
        assign Rd
                             = Instr[15:12];
         simpleregWE #(2) flagreg1(clk, reset, ALUFlags[3:2], FlagWrite, Flags[3:2]);
31
32
         simpleregwE #(2) flagregO(clk, reset, ALUFlags[1:0], Flagwrite, Flags[1:0]);
33
34
         //Main Decoder
35
         always @(*)
         begin
36
37
            case(Op)
2'b00:
38
39
                   begin
40
                      if(Instr[25] == 1'b1) // LSL,LSR
                          controls = 8'b10110101; //Data processing instructions with no immediate
41
     source
42
                      else //ADD, SUB, AND, ORR, CMP
43
                          controls = 8'bx0001101;
44
45
                   end
               2'b01:
46
47
                   begin
48
                      if(Funct[0] == 1'b1)
49
                          controls = 8'b0x100100; //LDR instruction
50
51
52
                          controls = 8'b011xx010; //STR instruction
                   end
53
54
55
               default: controls = 8'bx;
            endcase
56
         end
57
58
         assign {ImmSrc, RegSrc, ALUSrcB, MemtoReg, RegW, WriteEnable, ALUOp} = controls;
59
         assign RegWrite = RegW & (~NoWrite);
60
61
         //ALU decoder
62
         always @(*)
63
         begin
64
            if(ALUOp == 1'b1)
            begin
65
66
                case(Funct[4:1])
                   4'b0100: begin //ADD
67
68
                      ALUControl
                                   = 3'b000;
                                    = 0;
69
70
71
72
73
                      NoWrite
                      FlagWrite
                      end
                   4'b0010: begin //SUB
                      ALUControl = 3'b001;
                                    = 0;
                      NoWrite
75
                      FlagWrite
                                    = 1;
```

```
end
 77
                       4'b0000: begin //AND
                          ALUControl = 3'b100;

Nowrite = 0;

Flagwrite = 1;
 78
79
 80
 81
                       end
 82
                       4'b1100: begin //ORR
 83
                           ALUControl
                                        = 3'b101;
 84
85
                                         = 0;
= 1;
                          NoWrite
                           FlagWrite
 86
                       end
 87
                       4'b1010: begin //CMP
 88
                          ALUControl = 3'b001;
 89
                                          = 1;
                           NoWrite
 90
                           FlagWrite
 91
92
                       end
                       4'b1101: begin //LSL,LSR
ALUControl = 3'b000;
 93
                                         = 0:
 94
                          NoWrite
 95
                           FlagWrite
 96
                           if(Instr[6:5] == 2'b00) //LSL
 97
                              shiftLR = 0;
                           else if(Instr[6:5] == 2'b01) //LSR
shiftLR = 1'b1;
 98
 99
100
                       end
                       default: begin
101
                          ALUControl = 3'bx;
102
103
                                        = 1'bx;
                          NoWrite
104
                           FlagWrite = 1'bx;
105
                       end
106
                   endcase
               end else begin
107
                   ALUControl = 3'b000; //Non DP Instuctions
FlagWrite = 0; // Don't Update Flags
108
109
                                  = <mark>0</mark>;
110
                   Nowrite
111
               end
           end
112
113
114
           //PC Logic
           always @* begin
115
               PCsrc = (Rd == 4'b1111) \& RegW;
116
117
118
```

endmodule

119