

Arithmetic

add
sub
add ind.
sub ind.

Logic

and
or
xor
clear

Shift

RL
RR
SL
ASR
LSR

Branch

b unch.
b w link
b ind. w. link
b if zero
b if not zero
b if carry set
b if carry clear

Memory

Load to reg from mem
Load imm to reg
Store from reg to mem

R0, R1, R2, R3, R4, R5, LR, PC

OP → 00 (Arith/Logic)

cmd	
000	add
001	sub
010	add ind.
011	sub ind.
100	and
101	or
110	xor
111	clear

OP → 01 (Shift)

cmd	
000	RL
001	RR
010	SL
011	ASR
100	LSR
-	-
-	-
-	-

OP → 10 (branch)

cmd	
000	b unch.
001	b w link.
010	b ind w.l.
011	b if zero
100	b if not zero
101	b if carry set
110	b if carry clear
111	not used

OP → 11 (mem)

cmd	
000	load imm
001	load
010	store

OP	cmd	Rd	Rn	Rm	00
----	-----	----	----	----	----

 → add, sub, and, xor, or, clear

OP	cmd	Rd	Rn	mem address
----	-----	----	----	-------------

 → add ind, sub ind.

OP	cmd	Rd	Rd	0...0
----	-----	----	----	-------

 → Shifts

OP	cmd	Rd	data
----	-----	----	------

 → Load imm

OP	cmd	Rd	mem. address
----	-----	----	--------------

 → Load/store

OP	cmd	branch address
----	-----	----------------

 → branch

Arithmetic & Logic inst. use ALU, Reg. file, Inst/Data Mem.

Shift inst. use Shift module, Reg. file, Inst/Data Mem.

Load/store inst. use Reg. file, Inst/Data Mem.

Instructions are 16 bits. Data is 8 bits.

Instruction mnemonic is easy to implement to datapath like ARM multicyle.