EE446 LABORATORY

EXPERIMENT 5

PRELIMINARY REPORT

Muttalip Caner TOL 2031466 Tuesday Afternoon

1.2. ISA Configuration

- Memory Instructions:
 - o LDM Rd, [imm]
 - o LDD Rd, imm
 - o STD Rd, [imm]
- Arithmetic Instructions:
 - o ADD Rd, Rn, Rm
 - o SUB Rd, Rn
 - o ADDI Rd, Rn, [Rm]
 - o SUBI Rdi Rn, [Rm]
 - o SUBI Rd, Rn, [Rm]
- Logic Instructions:
 - o AND Rd, Rn, Rm
 - o XOR Rd, Rn, Rm
 - o CLR Rd
 - o ORR Rd, Rn, Rm

- Shift Instructions:
 - o LSL Rd, Rn
 - o LSR Rd, Rn
 - o ROR Rd, Rn
 - o ROL Rd, Rn
 - o ASR Rd, Rn
- Branch Instructions:
 - o BUN [imm]
 - o BLD [imm]
 - o BLI [Rm]
 - o BEQ [imm]
 - o BNE [imm]
 - o BCS [imm]
 - o BCC [imm]

We have 8 registers in total which are R0, R1, R2, R3, R4, R5, LR and PC.


	Total instruction length: 16 bit					
	Data length: 8 bit					bit
	2 bit	3 bit	3 bit	3 bit	3 bit	2 bit
Bxx	Ор	Cmd		Branch Address		
LDM/ STD	Ор	Cmd	Rd	1	Memory Address	
LDD	Ор	Cmd	Rd		Data	
SHIFT	Ор	Cmd	Rd	Rd	00000	
ADDI, SUBI	Ор	Cmd	Rd	Rn	Memory Address	
XOR,CLR						
ADD, SUB,	Ор	Cmd	Rd	Rn	Rm	00

Arithmetic and logic instructions use Register file, ALU and IDM (Instruction / Data Memory).


Shift instructions use Shifter, Register File and IDM.

Load/Store type of instructions use Register file and IDM.

	Inst.	Cmd	Ор
Arithmetic &	ADD	000	00
Logic Inst.	SUB	001	
	ADDI	010	
	SUBI	011	
	AND	100	
	OR	101	
	XOR	110	
	CLR	111	
Shift Inst.	ROL	000	01
	ROR	001	
	LSL	010	
	ASR	011	
	LSR	100	
Branch Inst.	BUN	000	10
	BLD	001	
	BLI	010	
	BEQ	011	
	BNE	100	
	BCS	101	
	BCC	110	
Memory Inst.	LDD	000	11
	LDM	001	
	STD	010	



Control Unit



```
Date: April 29, 2019
                                                                                          multicycle_tb.v
                module multicycle_tb();
       1
2
3
4
                   reg clock;
                  reg reset;
wire zeroflag;
                  wire Zerollag;
wire IRegen;
wire [7:0] ALUa;
wire [7:0] ALUb;
wire [7:0] ALUout;
                              [7:0] ALUout;
[15:0] FetchedInst;
[15:0] Inst;
[3:0] next_state;
[7:0] PCout;
[7:0] R2;
[7:0] RB2;
[7:0] RD2;
[2:0] regadr1;
[2:0] regadr2;
[2:0] ShiftCtr1;
[7:0] Shiftout;
[7:0] shiftselectout;
[3:0] state;
                  wire
wire
wire
                  wire
      15
16
17
                  wire
                  wire
wire
      18
19
20
21
22
23
24
25
26
27
29
30
                  wire
                  wire
                  wire
wire
wire
                  wire
                                         state;
                  wire
wire
                                         toReg;
                                        wa;
                 multicycle DUT(
reset,
clock,
zeroflag,
     333333333444444444455555555556666666667777777
                      IRegen,
ALUa,
                      ALUb,
                      ALUout,
                      FetchedInst,
                      Inst,
next_state,
                      PCout,
R2,
R3,
RD2,
                      regadr1,
                      regadri,
regadri,
shiftctrl,
Shiftin,
Shiftout,
shiftselectout,
                      state,
toReg,
                      wa
                );
                integer j;
                initial begin
  clock=0;
  reset = 0;
              else $display("No error in %1d case",R2);
                      end
#1_$display("t=%t",$time," r2=%1d",R2);
                  endmodule
```

Simulation Result 98 į, **↑** • ** (I) Now Э×с Ŀ. Ď 000 ps * !5 ~ ~ * 3 99 • a6 **S** ** 4 19)) Oc 19 Oc B **→** N. € ø **,** □₅ 5000ps 💠 🗐 5 **E**7 **E** ﴾ (27))(Oe))() 27) 0e **?**)32))()10))()()() 32 fc f9) (37) 11 7 9... ffff ō 4}> 0— 0— ** <u>....</u>

```
module IDM(A, WD, clk, WE, out);
input [7:0] WD;
input[7:0] A;
         input clk, wE;
output [15:0] out;
 5
 6
7
         reg [15:0] data[63:0]; // 2^6 memory slots
 8
         initial begin
 9
         10
            data[1] = 16'b11_000_001_000000000;
data[2] = 16'b11_000_010_000000000;
data[3] = 16'b11_000_011_00111000;
data[4] = 16'b11_000_100_00111001;
                                                                    // LDD R1,
11
                                                                                     #0
                                                                    // LDD R2,
// LDD R3,
12
13
                                                                    // LDD R4,
14
            data[5] = 16'b11_000_101_00111010;
                                                                    // LDD R5,
15
16
            data[6] = 16'b00_010_000_000_011_00;
                                                                   // ADDI RO, RO,
                                                                                             [R3]
                                                                   // ADDI R1, R1, [R4]
// ADDI R2, R2, [R5]
// LDD R3, #8'b10100110; R3 = 0xA6
                                                                                             [R4]
            data[7] = 16'b00_010_001_001_100_00;
data[8] = 16'b00_010_010_010_101_00;
17
18
            data[9] = 16'b11_000_011_10100110;
19
20
21
22
23
24
25
26
27
28
29
            data[10] = 16'b10_010_110_000_000_00; // BLI [R0]; 2s Complement
            data[11] = 16'b10_010_110_000_001_00; // BLI [R1]; Sum of an array
            data[12] = 16'b11_000_011_01111111; // LDD R3, #0x7F
            data[13] = 16'b10_010_110_000_010_00;// BLI [R2];
            data[14] = 16'b11_000_011_01111110; // LDD R3, #0
data[15] = 16'b10_010_110_000_010_00; // BLI [R2];
                                                                                    #0x7E
30
            data[16] = 16'b11_111_111_1111111;
31
32
33
       // Subroutine 1 , 2s Complement data[20] = 16'b11_000_000_11111111; // LDD RO, #0xff data[21] = 16'b00_110_011_011_000_00;// XOR R3, R3, R0 data[22] = 16'b11_000_000_00000001; // LDD RO, #1
34
35
36
37
            data[23] = 16'b00_000_011_011_000_00; // ADD R3,
                                                                                    R3, R0
            data[24] = 16'b10_010_110_000_110_00;// BLI LR
38
       // Subroutine 2, Sum of an array data[30] = 16'b11_000_011_00000101;
39
40
                                                                    // LDD R5, #5
            data[31] = 16'b11_000_100_00111011;
                                                                    // LDD R4, #59
41
            data[32] = 16'b11_000_000_00000001;
                                                                   // LDD R0, #1
42
           data[33] = 16 b00_111_101_00000000; // CLR R3
data[34] = 16 b00_010_101_101_100_00; // ADDI R3, R3, R4
data[35] = 16 b00_000_100_100_00; // ADD R4, R4, R0
data[36] = 16 b00_001_011_011_000_00; // SUB R5, R5, R0
43
44
45
46
                                                                   // BNE #34
47
            data[37] = 16'b10_100_0000100010;
            data[38] = 16'b10_010_110_000_110_00;// BLI LR
48
49
50
51
       // Subroutine 3, Even/Odd?
data[40] = 16'b11_000_100_00000001;
            data[40] = 16'b11_000_100_00000001; // LDD R4,
data[41] = 16'b00_100_101_100_011_00; // AND R5,
data[42] = 16'b10_100_00000101100; // BNE #44
                                                                                     #0x1
52
53
                                                                                     R4, R3
54
            data[43] = 16'b10_011_00000110010;
                                                                    // BEQ #50
55
56
              //MEM1
            data[44] = 16'b01_000_011_011_00000; // ROL R3 data[45] = 16'b01_000_011_011_00000; // ROL R3
57
58
59
            data[46] = 16'b01_000_011_011_00000; // ROL R3
           data[47] = 16'b11_000_100_11110111; // LDD R4,
data[48] = 16'b00_100_011_011_100_00; // AND R3,
data[49] = 16'b10_010_110_000_110_00; // BLI LR
60
                                                                                     #0xF7
61
62
63
64
              //MEM2
65
            data[50]
                         = 16'b01_000_011_011_00000; // ROL R3
           data[51] = 16'b01_000_011_011_00000; // ROL R3 data[52] = 16'b11_000_100_01111000; // LDD R4, data[53] = 16'b00_100_011_011_100_00; // AND R3,
66
67
                                                                                     #0x78
68
69
70
            data[54] = 16'b10_010_110_000_110_00; // BLI LR
         71
72
73
74
75
            data[59] = 4'h0001;
76
            data[60] = 4'h0002;
```

```
module control_unit(
 2
          Shift,
 3
          IDMWrite,
 4
5
          IRegen,
          DRegen,
          IDMSrc,
 6
7
          ASrc0,
 8
          RegWrite,
 9
          ASrc1,
10
          BSrc,
11
          PCen,
12
          ALUCtrl,
\overline{13}
          RegSrc,
14
          RST,
15
          CLK,
16
          Ζ,
          С,
17
18
          Op,
19
          state, next_state, FlgWrite, RD2en
20
21
22
23
24
25
26
27
28
29
                         [2:0] Shift,ALUCtrl;
[1:0] RegSrc, BSrc, ASrc1;
      output
                 reg
      output
                  reg
                         PCen,IDMSrc,IDMWrite,IRegen,DRegen,RegWrite,ASrcO, FlgWrite, RD2en;
      output
                 reg
      input [4:0] Op;
      input CLK,RST;
      input Z,C;
30
31
      output reg [3:0] state, next_state;
32
33
      //ALUOp Values:
      // 00 -> addition
// 01 -> subtraction
34
35
36
37
      // 10 -> Function (R-Type)
// 11 -> Op (I-Type)
38
39
      40
41
42
43
44
          parameter S0 = 4'b0000; //Instruction Fetch
          parameter S1 = 4'b0001; //Instruction Decode parameter S2 = 4'b0010;
45
46
          parameter S3 = 4'b0011;
47
          parameter S4 = 4'b0100;
48
49
          parameter S5 = 4'b0101;
50
51
52
53
          parameter S6 = 4'b0110;
parameter S7 = 4'b0111;
          parameter S8 = 4'b1000;
          parameter S9 = 4'b1001;
                                          //Memory Write
54
          parameter S10 = 4'b1010; //Register Write
55
56
          parameter S11 = 4'b1011;
          parameter S12 = 4'b1100;
57
          parameter S13 = 4'b1101
          parameter S14 = 4'b1110;
58
59
          parameter S15 = 4'b1111;
60
61
      initial
62
      begin
63
              IDMSrc = 1'b0;
64
65
              ALUCtrl = 3'b000;
             BSrc = 2'b00;
ASrc1 = 2'b00
66
             Regwrite = 1'b0;
IRegen = 1'b0;
67
68
69
70
             DRegen = 1'b0;
              RegSrc = 2'b10;
71
72
73
              IDMWrite = 1'b0;
             PCen = 1'b0;
Shift = 3'b000;
             ASrc0 = 1'b0;
74
              Flgwrite = 1'b0;
75
             RD\bar{2}en = 1'b0;
76
              state = 4'b1\dot{1}11;
```

```
78
                 next_state = 4'b0000;
 79
        end
 80
        //Sequential Logic Synced to Clock
 81
 82
        always @(posedge CLK)
 83
        begin
 84
             state <= next_state;</pre>
 85
 86
 87
 88
        always @ (state or RST)
 89
        begin
 90
             if(RST == 1'b1)
 91
                 begin
 92
                 next_state = S0;
                 IDMSrc = 1'b0;
ALUCtrl = 3'b000;
BSrc = 2'b00;
ASrc1 = 2'b00;
 93
 94
 95
 96
 97
                 Regwrite = 1'b0;
 98
                 IRegen = 1'b0;
                 DRegen = 1'b0;
RegSrc = 2'b10;
IDMWrite = 1'b0;
PCen = 1'b0;
Shift = 3'b000;
 99
100
101
102
103
                 ASrc0 = 1'b0;
Flgwrite = 1'b0;
RD2en = 1'b0;
104
105
106
107
                 end
108
109
             else
110
             begin
111
112
             case(state)
113
114
                  //Instruction Fetch
115
                  s0:
116
                 begin
                      //RST Controller Values
117
                      ASrc1 = 2'b01;
118
                      IDMWrite = 1'\dot{b}0;
119
                      RegWrite = 1'b0;
PCen = 1'b1;
120
121
                     TDMSrc = 1'b0;

IDMSrc = 1'b0;

IRegen = 1'b1;

DRegen = 1'b1;

ALUCtrl = 3'b000;

RegSrc = 2'b01;

BSrc = 2'b01;

ASrc0 = 1'b0;

Shift = 3'b000;

Flawrite - 1'b0;
122
123
124
125
126
127
128
129
130
                      Flgwrite = 1'b0;
                      RD2en = 1'b1;
131
132
                      next_state = S1;
133
                  end
134
135
                  //Instruction Decode
136
                 s1:
137
                 begin
138
                      Regwrite = 1'b0;
                      RDŽen = 1'b1;
IRegen = 1'b0;
139
140
                      DRegen = 1'b1;
141
                      PCen = 1'b0;
142
                      ASrc1 = 2'b01;
BSrc = 2'b01;
Shift = 3'b000;
143
144
145
146
                      ALUCtrl = 3'b000;
                      Flgwrite = 1'b0;
147
148
                      //shift
149
                      if(Op[4:3] == 2'b01)
150
                           begin
151
                               ASrc0 = 1'b1;
152
                               next_state = S11;
153
                           end
154
```

```
//R-Type
156
                 else if(Op[4:3] == 2'b00 && Op[2:0] != 3'b010 && Op[2:0] != 3'b011)
157
                    begin
                    ASrc0 = 1'b0;
158
159
                       next_state = S6;
160
                    end
161
162
                 //Branch Type
163
                 else if(Op[4:3] == 2'b10)
164
                    begin
165
166
                        if(0p[2:0] == 3'b010)
167
                           next_state = S4;
168
                       else
169
                           begin
                           ASrc0 = 1'b0;
RegWrite = 1'b0;
170
171
172
                           next_state = S10;
173
                           end
174
                    end
175
176
                 //I-Type
                 else if(Op[4:3] == 2'b11)
177
178
                    begin
179
                    ASrc0 = 1'b0:
                        if(op[2:0] == 3'b000) //loadimm
180
181
                       begin
182
                              next_state = S12;
183
                       end
184
185
                       else if(Op[2:0] == 3'b001)
186
187
                              next_state = S2;
188
                       end
189
190
                       else if(Op[2:0] == 3'b010) //store
191
                       begin
192
                              next_state = S14;
193
                       end
194
195
                        else if(Op[2:0] == 3'b111) // end
196
                       begin
197
                              next_state = S15;
198
                       end
199
200
                    end
                    else if(Op[4:3] == 2'b00) //ADDI or SUBI
201
202
203
                           next_state = S5;
204
                       end
                 end
205
206
             //load
s2:
207
208
209
             begin
                    RD2en = 1'b1;
                    IRegen = 1'b0;
211
                    DRegen = 1'b1;
212
                    PCen = 1'b0;
213
                    RegSrc = 2'b11;
IDMSrc = 1'b1;
214
215
                    ASrc0 = 1'b0;
216
                    ALUCtrl = 3'b000;
217
218
                    next_state = S3;
219
220
             end
             //load comp
223
             S3:
             begin
225
                 RD2en = 1'b1;
                IRegen = 1'b0;
DRegen = 1'b1;
226
227
228
                PCen = 1'b0;
                 RegSrc= 2'b01;
229
                 RegWrite=1'b1;
230
231
                ASrc0 = 1'b0;
```

```
ALUCtrl = 3'b000;
233
                   next_state= s0;
234
               end
235
236
               // BLI
               S4:
237
238
               begin
                   RD2en = 1'b1;
RegSrc = 2'b10;
239
240
                   RegWrite = 1'b1;
241
                   IDMSrc = 1'b1;
PCen = 1'b0;
IRegen = 1'b0;
DRegen = 1'b1;
242
243
244
245
                   ASrc0 = 1'b0;
246
                   ASrc1 = 2'b01;
247
                   BSrc = 2'b10;
ALUCtrl = 3'b000;
248
249
250
                   next_state = S10;
251
252
               // ADDI SUBI
S5:
253
254
               begin
256
                   RD2en = 1'b1;
                   RegSrc = 2'b11;
257
                   IDMSrc = 1'b1;
PCen = 1'b0;
IRegen = 1'b0;
258
259
260
                   DRegen = 1'b1;
261
262
                   ASrc0 = 1'b0;
                   ASrc1 = \frac{2'b00}{5};
263
                   BSrc = 2'b11;
264
265
                   //ADD ind
266
                   if(op[2:0] == 3'b010)
267
                        ALUCtrl = 3'b000;
268
269
                   //SUB ind
270
                   else if(Op[2:0] == 3'b011)
ALUCtrl = 3'b001;
271
272
273
                   next_state = S7;
274
               end
275
276
               //Execution: R-Type
               s6:
277
278
               begin
                   RD2en = 1'b1;
279
280
                   DRegen = 1'b1;
                   ASrc0 = 1'b0;
ASrc1 = 2'b00;
281
282
                   BSrc = 2'b00;
283
284
                   RegSrc = 2'b10;
                   RegWrite = 1'b1;
285
                   FlgWrite = 1'b1
286
287
                   next_state = S0;
288
289
                   //add
                   if(Op[2:0] == 3'b000)
290
291
                       ALUCtrl = 3'b000;
292
293
                   //sub
294
                   else if(Op[2:0] == 3'b001)
295
                       ALUCtrl = 3'b001;
296
297
                   //ADD ind
                   else if(Op[2:0] == 3'b010)
ALUCtrl = 3'b000;
298
299
300
301
                   //SUB ind
                   else if(Op[2:0] == 3'b011)
ALUCtrl = 3'b001;
302
303
304
305
                   //and
                   else if(Op[2:0] == 3'b100)
306
                        ALUCtr\bar{1} = 3'b010;
307
308
```

```
309
                   /<u>/</u>or
310
                   else if(op[2:0] == 3'b101)
311
                        ALUCtrl = 3'b011;
312
313
                   //XOR
                   else if(Op[2:0] == 3'b110)
ALUCtrl = 3'b100;
314
315
316
317
                   //clear
                   else if(Op[2:0] == 3'b111)
318
                        ALUCTR\bar{1} = \bar{3}'b101;
319
320
               end
321
322
               //R-Type Completion
               S7:
323
324
                   begin
                   RD2en = 1'b1;
IRegen = 1'b0;
DRegen = 1'b0;
325
326
327
                   PCen = 1'b0;
328
329
                   RegSrc = 2'b10;
                   Regwrite = 1'b1;
ASrc0 = 1'b0;
330
331
332
                   next_state = S0;
333
                   end
334
               //shift comp
335
336
               S8:
337
               begin
338
                   RD2en = 1'b1;
339
                   IRegen = 1'b0;
                   DRegen = 1'b1;
340
                   PCen = 1'b0;
RegSrc = 2'b00;
RegWrite = 1'b1;
341
342
343
                   ASrc0 = 1'b1;
ALUCtrl = 3'b000;
344
345
346
                   next_state = S0;
347
               end
348
               //I-Type Completion
S9:
349
350
351
               begin
352
                   RD2en = 1'b0;
                   ASrc1 = 2'b01;
BSrc = 2'b10;
353
354
                   ALUCtrl = 3'b000;
355
                   RegSrc = 2'b10;
356
357
                   RegWrite = 1'b1;
                   PCen = 1'b0;
358
359
                   next_state = s13;
360
               end
361
               //Write Back - I-Type
362
363
               s10:
364
               begin
365
                   RD2en = 1'b0;
                   RegWrite=1'b0;
366
                   DRegen = 1'b1;
367
                   ASrc1 = 2'b00;
BSrc = 2'b00;
ASrc0 = 1'b0;
368
369
370
371
                   ALUCtrl = 3'b000;
372
                   next_state = S0;
373
374
                   //B
375
                   if(op[2:0] == 3'b000)
376
                       begin
377
                       PCen = 1'b1;
                       RegSrc = 2'b01;
IDMSrc = 1'b1;
378
379
380
                       end
381
                   //Bwlink
382
383
                   else if(Op[2:0] == 3'b001)
384
                       begin
                       PCen = 1'b1;
385
```

```
RegSrc = 2'b01;
386
387
                      IDMSrc = 1'b1;
388
                       end
389
390
                   //Bindwlink
391
                   else if(Op[2:0] == 3'b010)
392
                      begin
393
                      PCen = 1'b0;
                       RegSrc = 2'b11;
394
                      IDMSrc = 1'b1;
395
                      DRegen = 1'b1;
ASrc1 = 2'b11;
BSrc = 2'b11;
396
397
398
399
                      next_state = S9;
400
401
                   //BifZ
else if(Op[2:0] == 3'b011)
402
403
404
                      begin
405
                          if(Z==0)
406
                              begin
                              PCen = 1'b0;
RegSrc = 2'b01;
IDMSrc = 1'b0;
407
408
409
410
                              end
411
                          else
412
                              begin
                              PCen = 1'b1;
RegSrc = 2'b01;
IDMSrc = 1'b1;
413
414
415
416
                              end
417
418
                       end
419
420
                   //BifnotZ
421
                   else if(Op[2:0] == 3'b100)
422
                       begin
423
                       if(Z==1)
424
                              begin
425
                              PCen = 1'b0;
                              RegSrc = 2'\dot{b}01;
426
                              IDMSrc = 1'b0;
427
428
                              end
429
                          else
430
                              begin
                              PCen = 1'b1;
RegSrc = 2'b01;
431
432
                              IDMSrc = 1'b1;
433
434
                              end
435
                      end
436
                   //Bif C else if(Op[2:0] == 3'b101)
437
438
439
                       begin
                       if(C==0)
440
                              begin
441
442
                              PCen = 1'b0;
                              RegSrc = 2'\dot{b}01;
443
                              IDMSrc = 1'b0;
444
445
                              end
446
                          else
447
                              begin
448
                              PCen = 1'b1;
                              RegSrc = 2'\dot{b}01;
449
450
                              IDMSrc = 1'b1;
451
                              end
452
                      end
453
                   //Bif not C
else if(Op[2:0] == 3'b111)
454
455
456
                      begin
457
                       if(C==1)
458
                              begin
                              PCen = 1'b0;
459
                              RegSrc = 2'b01;
460
461
                              IDMSrc = 1'b0;
462
                              end
```

```
463
                          else
464
                              begin
465
                              PCen = 1'b1;
                              RegSrc = 2'b01;
IDMSrc = 1'b1;
466
467
468
                      end
469
470
               end
471
               //shift
472
               S11:
473
474
               begin
475
                   RD2en = 1'b1;
                  DRegen = 1'b1;
476
                   ASrc1 = 2'b00;
477
478
                   BSrc = 2'b00;
                  ASrc0 = 1'b1;
RegSrc = 2'b00;
ALUCtrl = 3'b110;
479
480
481
                   next_state = S8;
482
483
                   //r1 if(op[2:0] == 3'b000)
484
485
486
                   begin
                       Shift = 3'b000;
487
488
489
490
                   /<u>/</u>rr
                   else if(op[2:0] == 3'b001)
491
492
                   begin
493
                       Shift = 3'b001;
494
495
                   //sl
else if(Op[2:0] == 3'b010)
496
497
498
                   begin
                        Shift = 3'b010;
499
500
                   end
501
502
                   //asr
                   else if(Op[2:0] == 3'b011)
503
504
                   begin
505
                        Shift = 3'b011;
506
                   end
507
508
                   //1sr
                   else if(Op[2:0] == 3'b100)
509
510
                   begin
                        Shift = 3'b100;
511
512
                   end
513
514
               end
515
               S12:
516
517
               begin
                   RD2en = 1'b1;
                  IRegen = 1'b0;
DRegen = 1'b1;
520
                   PCen = 1'b0;
521
522
                   RegSrc = 2'b01;
                  RegWrite = 1'b1;
ALUCtrl = 3'b000;
523
524
                  ASrc0 = 1'b0;
525
526
                  next_state = S0;
527
               end
528
529
               S13:
530
               begin
531
                   RD2en = 1'b0;
                  BSrc = 2'b00;
ASrc1 = 2'b11;
RegSrc = 2'b10;
532
533
534
                   IRegen = 1'b0;
535
                  DRegen = 1'b1;
536
                   PCen = 1'b1;
537
                   Regwrite = 1'b0;
538
                  ASrc0 = 1'b0;
539
```

```
540
                            ALUCtrl = 3'b000;
541
                            next_state = S0;
542
                      end
543
                      S14:
544
545
                      begin
546
                            RD2en = 1'b1;
                            IRegen = 1'b0;
DRegen = 1'b1;
547
548
                            PCen = 1'b0;
549
                           IDMSrc = 1'b1;

RegSrc = 2'b01;

IDMWrite= 1'b1;

ALUCCT = 3'b000;
550
551
553
                            ASrc0 = 1'b0;
554
555
                            next_state = S0;
556
                      end
557
558
                      S15:
559
                      begin
                           IDMSrc = 1'b0;

ALUCtrl = 3'b000;

BSrc = 2'b00;

ASrc1 = 2'b00;

Regwrite = 1'b0;

IRegen = 1'b0;
560
561
562
563
564
565
                           TRegen = 1 b0;
DRegen = 1'b0;
RegSrc = 2'b10;
IDMWrite = 1'b0;
PCen = 1'b0;
Shift = 3'b000;
566
567
568
569
570
                            ASrc0 = 1'b0;
Flgwrite = 1'b0;
RD2en = 1'b0;
next_state = S15;
571
572
573
574
575
                      end
576
577
                 endcase
578
579
                 end
           end
580
```

581

endmodule