# **EE446 LABORATORY**

## **EXPERIMENT 4**

### PRELIMINARY REPORT

Muttalip Caner TOL 2031466 Tuesday Afternoon

#### 1.2. ISA Configuration

- Memory Instructions:
  - o LDM Rd, [imm]
  - o LDD Rd, imm
  - o STD Rd, [imm]
- Arithmetic Instructions:
  - o ADD Rd, Rn, Rm
  - o SUB Rd, Rn
  - o ADDI Rd, Rn, [imm]
  - o SUBI Rdi Rn, [imm]
  - o SUBI Rd, Rn, [imm]
- Logic Instructions:
  - o AND Rd, Rn, Rm
  - o XOR Rd, Rn, Rm
  - o CLR Rd
  - o ORR Rd, Rn, Rm

- Shift Instructions:
  - o LSL Rd, Rn
  - o LSR Rd, Rn
  - o ROR Rd, Rn
  - o ROL Rd, Rn
  - o ASR Rd, Rn
- Branch Instructions:
  - o BUN [imm]
  - o BLD [imm]
  - o BLI [imm]
  - O DEI [.......]
  - o BEQ [imm]
  - o BNE [imm]
  - o BCS [imm]
  - o BCC [imm]

We have 8 registers in total which are R0, R1, R2, R3, R4, R5, LR and PC.

	Total instruction length: 16 bit												
	Data length: 8 bit												
	2 bit	3 bit	3 bit	3 bit	3 bit	2 bit							
Bxx	Ор	Cmd		Branch Address									
LDM/STD	Ор	Cmd	Rd	Memory Address									
LDD	Ор	Cmd	Rd	Data									
SHIFT	Ор	Cmd	Rd	Rd 00000									
ADDI, SUBI	Ор	Cmd	Rd	Rn Memory Address									
XOR,CLR													
ADD, SUB,	Ор	Cmd	Rd	Rn	Rm	00							

Arithmetic and logic instructions use Register file, ALU and IDM (Instruction / Data Memory).

Shift instructions use Shifter, Register File and IDM.

Load/Store type of instructions use Register file and IDM.

	Inst.	Cmd	Ор					
Arithmetic &	ADD	000	00					
Logic Inst.	SUB	001						
	ADDI	010	1					
	SUBI	011						
	AND	100						
	OR	101						
	XOR	110						
	CLR	111	1					
Shift Inst.	ROL	000	01					
	ROR	001						
	LSL	010						
	ASR	011						
	LSR	100						
Branch Inst.	BUN	000	10					
	BLD	001						
	BLI	010						
	BEQ	011						
	BNE	100						
	BCS	101						
	BCC	110						
Memory Inst.	LDD	000	11					
	LDM	001						
	STD	010						

Shifter module:

```
module SHIFT (data, control,out);
input [2:0]control;
input signed [7:0]data;
output [7:0]out;
reg [7:0]out;

always @(*)
begin
if(control[2:0]==3'b000)
out = {data[6:0],data[7]};

else if(control[2:0]==3'b001)
out = {data[0],data[7:1]};

else if(control[2:0]==3'b010)
out = data << 1;

else if(control[2:0]==3'b011)
out = data >>> 1;
else if (control[2:0]==3'b100)
out = data >>> 1;
else if (control[2:0]==3'b100)
out = data >>> 1;
end
endmodule
```

ALU.v

```
n=0;
 77
78
79
                             end
                      end
                      4: // xor
begin
 80
 81
 82
83
                            out = A ^ B;
                             co=0;
ovf=0;
                             z=(out == 0) ? 1 : 0;
if (out[W-1]==1) begin
 85
 86
87
                             n=1;
end else begin
 89
90
                              n=0;
                             end
 91
                      end
 92
                      5: // clear
begin
 94
95
                            out = 0;
                             co=0;
ovf=0;
 96
 97
98
99
                            ovf=0;
z=(out == 0) ? 1 : 0;
if (out[w-1]==1) begin
n=1;
end else begin
100
101
102
103
                              n=0;
                             end
104
                      end
105
                     6: // shift
begin
106
107
108
                            out = A;
                            out = A;

co=0;

ovf=0;

z=(out == 0) ? 1 : 0;

if (out[W-1]==1) begin

n=1;

end else begin

n=0;
109
110
111
112
113
114
115
                              n=0;
116
                             end
118
119
120
                           default: out = A + B;
121
                        endcase
122
123
                 end
124
          endmodule
```

#### Register File

```
Dimodule REG_FILE(input RST,CLK,
input WE3,
input [2:0] RA1, RA2, WA3,
input [7:0] WD3, R15,
output wire [7:0] RD1, RD2, RDstr, R2, R3);
  1 2 3
   456789
                     reg [7:0] RF[7:0];
integer i;
initial
10
          ⊟
                     begin
11
12
13
14
                             for (i=0; i<7; i=i+1) RF[i] <= 8'b0;
                     always @(posedge CLK)
                            // Sequantial Write
begin
if (WE3) RF[WA3] <= WD3;
if(RST==1) for (i=0; i<7; i=i+1) RF[i] <= 8'b0;
15
16
17
18
          19
20
21
22
23
24
25
26
27
28
29
                             end
                    assign RD1 = RF[RA1];
assign RD2 = RF[RA2];
assign RD5tr = RF[WA3];
assign R0 = RF[0];
assign R1 = RF[1];
assign R2 = RF[2];
assign R3 = RF[3];
assign R4 = RF[4];
assign R5 = RF[5];
assign R6 = RF[6];
assign R_15 = R15;
                                                                                // Combinational Read
30
31
32
33
              endmodule
```

```
Date: April 29, 2019
                                                                                                                                                                 IDM.v
                                                                                                                                                                                                                                                                    Project: de0nano_embedding
                         module IDM(A, WD, clk, WE, out);
input [7:0] WD;
input[7:0] A;
input clk, WE;
output [15:0] out;
reg [15:0] data[63:0]; // 2^6 memory slots
            678
                             initial begin
  data[0]<=16 b10_001_01100001010;
  data[1]<=16 b10_001_01100010101;
  data[2]<=16 b10_001_01100011000;
  data[3]<=16 b11_000_010000000000;</pre>
          10
         11
12
13
         14
15
                        data[10]<=16'bl1_000_010_00000001, // LDD R3, #4
data[11]<=16'bl1_000_010_0000010; // LDD R3, #4
data[12]<=16'bl1_000_100_00000011; // LDD R4, #3
data[13]<=16'bl1_000_101_00000011; // LDD R5, #3
data[14]<=16'bl1_000_111_00000011; // LDD R7, #3
data[15]<=16'b00_000_010_010_011_00; // ADD R2, R2, R3
data[16]<=16'b00_000_010_010_101_00;
data[17]<=16'b00_000_010_010_101_00;
data[18]<=16'b00_000_010_010_111_00;
data[19]<=16'b10_001_01100000001;
                                        data[10]<=16'b11_000_010_00000001; // LDD R2, #1; load immediate numbers to the
          17
         18
19
20
         212234552789033334536789040
                                        data[21]<=16 b11_00001000101010;
data[22]<=16 b00_00101000101000;
data[23]<=16 b10_00101100000010;
                                       data[24]<=16 bl1_000010000000000;
data[25]<=16 bl1_00001100000000;
data[26]<=16 bl1_00001100000111;
data[27]<=16 bl1_00001100000111;
data[28]<=16 bl1_01001001000000;
data[29]<=16 bl1_01001001001000000;
data[30]<=16 bl1_01001001001000000;
// to be continued
                               end
                             always @(posedge clk)begin
if(WE) data[A[7:0]]<= WD;</pre>
          41
42
43
44
                               end
                           assign out = data[A[7:0]];
endmodule
          46
47
```

```
Date: April 29, 2019
              module multicycle_tb();
       1
2
3
4
                reg clock;
               reg clock;
reg reset;
wire zeroflag;
wire IRegen;
wire [7:0] ALUa;
wire [7:0] ALUb;
wire [7:0] ALUou;
                                   ALUb;
ALUout;
                          [7:0] ALUout;
[15:0] FetchedInst;
[15:0] Inst;
[3:0] next_state;
[7:0] PCout;
[7:0] R2;
[7:0] R3;
[7:0] RD2;
[7:0] regadr1
                wire
     11
12
13
                wire
                wire
wire
wire
                wire
wire
                                   RD2;
regadr1;
regadr2;
shiftctr1;
Shiftin;
shiftout;
shiftselectout;
     wire
                wire
wire
wire
                         [7:0]
[3:0]
[7:0]
[2:0]
                wire
                wire
                                   state;
               wire
wire
                                   toReg;
                                   wa;
               multicycle DUT(
reset,
clock,
zeroflag,
                   IRegen,
ALUa,
                    ALUb,
                    ALUout,
                    FetchedInst,
                   Inst,
next_state,
                   PCout,
R2,
R3,
RD2,
                    regadr1,
                   regadr2,
shiftctr1,
shiftin,
shiftout,
shiftselectout,
                    state,
                    toReg,
                    wa
              );
              integer j;
              initial begin
                 clock=0;
reset = 0;
            else $display("No error in %1d case",R2);
                   end
#1 $display("t=%t",$time," r2=%1d",R2);
                endmodule
```

<b>₽</b>	1		<u> </u>	7	7	7	7	4	7	7	7	7		7	7	7	7	7	7	P	7		7	7	7	7	
0	Ĭ		/multic	/multic	/multic	/multic	- /multic	/multic	- /multic	/multic	/multic	/multic	- /multic	- /multic	- /multic	/multic	- /multic	- /multic	/multic	<ul><li>/multic</li></ul>	/multic	- /multic	- /multic	- /multic	2	-	
			/multicyde_tb/zeroflag	/multicyde_tb/wa	multicyde_tb/toReg	/multicycle_tb/state	/multicyde_tb/shiftselectout	multicyde_tb/reset	multicyde_tb/regadr2	/multicyde_tb/regadr1	/multicyde_tb/next_state	/multicyde_tb/j	/multicyde_tb/dock	/multicyde_tb/Shiftout	/multicyde_tb/Shiftin	multicyde_tb/ShiftCtrl	multicyde_tb/RD2	/multicyde_tb/R3	/multicyde_tb/R2	/multicyde_tb/PCout	/multicyde_tb/Inst	/multicyde_tb/IRegen	/multicyde_tb/FetchedInst	multicyde_tb/ALUout	/multicyde_tb/ALUb	/multicyde_tb/ALUa	
			zeroflag	wa	toReg	state	shiftsele	reset	fregadr 2	regadr 1	next_st		dock	Shiftout	Shiftin	ShiftCt	RD2	R3	R2	<b>PCout</b>	Inst	TRegen	Fetched	ALUout	ALUb	ALUa	
Cursor 1	Now						ctout				ate												Inst				
1 462 ps	v 000 ps		Sto	010	001	1100	000	0	010	001	0000	9946	μ	000	000	000	001	000	001	000	110	Sto	100	000	000	000	Msgs
	į			011	) 00	Ц	00000000		101	000	H		5	00000000	00000000	000	00	00000001	0010	Ц	10	5	11	) 00	<u>)</u>		Ī
	99 100 ps			(010	0000	Ä	0000		(010	000 (001	Ĭ		2	0000	0000		00101010	1000	00101010	(00000001	) 11000010	Ľ	(10001	1 00000000	1 00000000	00000000	
	S				(0000	_					L		5				Ш			001	010	占	) 1000 10 11000 1			Ш	
				(011	) }				(101	000			5				(00000000)				10001011	F			H	H	
	99200 ps			Ļ	(0000	Ä				Į	Ĭ	ă	2				Ш					ב	(1100	(00000001	00000001	(000000000	
	8			010	:	×			010	001	H		5				0010101			00000001	11000010		1000101	001	001	000	
			H	(011	(0000	Ĭ	H		) 101	(000		S	5		H	H	(00101010 (00000000			-		۲	100010110001			H	
	99 100 ps 99 200 ps 99 300 ps 99 400 ps 99 500 ps		L	Ξ	Ĭ	ă	Ц		)1	ŏ	Ĭ		5		Ц		000000				) 10001011	L	(1100	Ļ	ă	H	
	11 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			(010	0000	×			(010	(001	H	ğ	5				(00			000	U	7	ш	00000001	00000001	00000000	
			┝		)     	ă	H	H				ă	5		H	H	00101010			00000001	11000010	Ł	), 1000 101 1000 1	1	1	ŏ	
	99400 ps			(011	0000	Ц		$\parallel$	) 101	(000			5				00000000					۲	Ш				
	0 ps				00)	Ž					ļ		5				0000				0001011	Ц	1100	(00	00)(	) (8)	
99462 ps	=			010	)(0000)	ğ			010	001		Ö	<u> </u>				) 00 1C			(00000001	) 110C	E	) 100C	(00000001	(,00000001	),000000000	
2 ps	995(				(0000	×					L		5				1010			001	0010	Ь	10110001			Ш	
	00 ps			011	)				101	000	Į		5				00000000				10001011.	Γ			Ž	H	
			H	Ž	(0000	Z			Ų	Ž		ă	5									٢	(1100	00000001	(0000000)	00000000	
				010		Š			010	001	L	ğ	5				00101010			00000001	1100001		(1000101	0001	0001	0000	
	00 ps		Γ	(011	0000				<u>)</u>	000	Į		ζ			Ī	Ш			Ť	0010 ) 1	۲	10110001			П	
				11	H				101	00			5				00000000				0001011	L	. (1100	U			
	997			(010	(0000	ŭ			(010	001	Ļ	ğ	5				Ш			)00	) 11	۲	) 100	(0000000)	(0000000)	(00000000	
	9700 ps		T	Ĭ	) (0		I		Ü	ĺ	Į		ζ		Ħ	Ī	00101010			(00000001	) 10001011 ) 11000010	ζ	) 100010110001	10	ĭ	ŏ	
			L	(011	)(0000)	Ö			(101	(000			5				(00000000					2			U	IJ	ı
	998				П	×					Ž		5				0000			Z	) 10001011	Ц	(1100	(00	(00	) (00	
000	300 ps			010	)(0000)				010	001	Į		ζ			i	0010			00000001		Γ	1000	00000001	00000001	00000000	
					(0000	$\simeq$						ă	5				010			001	11000010	4	100010110001			Ц	
	56			(011	0 )	Ĭ			) 101	000	Ĭ		5				00101010 (00000000				) 10001011	Γ			×	H	
	900 ps		T	Ų	0000								5				Ш					j	) 1100 )	00000001	00000001	0000	
				010	: X	×			010	001	Ž	ž	5				00101010			00000001	11000010		1000101	0001	0001	00000000	
	)9600 ps 99700 ps 99800 ps 99900 ps 10000			Ļ	(0000	Ĭ			L	L			5				0			Ĭ	0 )	۲	) 100010110001				
	00 - 00 -																										