C:\Users\Caner\Documents\GitHub\EE447\LAB\Experiment 4\Q2\Pulse.s

```
; Pulse.s
    ; Routine for creating a pulse train using interrupts
 3
    ; This uses Channel O, and a 1MHz Timer Clock ( TAPR = 15 )
    ; Uses TimerOA to create pulse train on PF2
    ; Nested Vector Interrupt Controller registers
 7
    NVIC_EN0
NVIC_PRI4
 8
                        EQU 0xE000E100; IRQ 0 to 31 Set Enable Register
 9
                        EQU 0xE000E410 ; IRQ 16 to 19 Priority Register
10
11
    ; 16/32 Timer Registers
                 EQU 0x40030000
EQU 0x40030004
EQU 0x4003000C
12
    TIMERO_CFG
    TIMERO_TAMR
TIMERO_CTL
13
14
    TIMERO IMR
                      EQU 0x40030018
15
   TIMERO RIS
                      EQU 0x4003001C; Timer Interrupt Status
16
17
    TIMERO ICR
                      EQU 0x40030024 ; Timer Interrupt Clear
                      EQU 0x40030028; Timer interval
    TIMERO_TAILR
18
   TIMERO_TAPR
TIMERO_TAR
19
                        EQU 0x40030038
                       EQU 0x40030048 ; Timer register
20
21
22
   ;GPIO Registers
23
   GPIO_PORTF_DATA
                       EQU 0x40025010 ; Access BIT2
                      EQU 0x40025400 ; Port Direction
24
    GPIO_PORTF_DIR
   GPIO_PORTF_AFSEL
GPIO_PORTF_DEN
25
                       EQU 0x40025420 ; Alt Function enable
                      EQU 0x4002551C; Digital Enable
26
    GPIO PORTF AMSEL EQU 0x40025528; Analog enable
27
28
    GPIO PORTF PCTL
                       EQU 0x4002552C ; Alternate Functions
29
30
    ;System Registers
                        EQU 0x400FE608; GPIO Gate Control
    SYSCTL RCGCGPIO
31
                      EQU 0x400FE604 ; GPTM Gate Control
32
    SYSCTL RCGCTIMER
33
34
    ;-----
35
    LOW
                        EQU 20
36
    HIGH
                       EQU 30
37
39
                AREA
                        routines, CODE, READONLY
40
                THUMB
                EXPORT My_Timer0A_Handler
EXPORT PULSE_INIT
41
42
43
     ;-----
44
   My_TimerOA_Handler\
4.5
46
47
                PUSH {LR, R0-R12}
                LDR RO, =GPIO PORTF DATA
48
                LDR R1, [R0]
50
                EOR R1, \#0x04
                STR R1, [R0]
CMP R1, #0x04
51
                BNE jump
53
                LDR R2, =HIGH
54
55
                    finish
56
                LDR R2, =LOW
57
    jump
58
59
                LDR R1, =TIMERO TAILR ; initialize match clocks
    finish
                STR R2, [R1]
                LDR RO, =TIMERO_ICR ; clear interrupt flag
61
62
                MOV R1, \#0x05
                STR R1, [R0]
63
                POP {LR,R0-R12}
64
65
                BX LR
66
                ENDP
67
68
69
    PULSE_INIT PROC
70
                LDR R1, =SYSCTL RCGCGPIO ; start GPIO clock
71
                LDR R0, [R1]
                ORR R0, R0, \#0x20; set bit 5 for port F
72
73
                STR R0, [R1]
74
                NOP; allow clock to settle
75
                NOP
76
                LDR R1, =GPIO PORTF DIR; set direction of PF2
77
```

C:\Users\Caner\Documents\GitHub\EE447\LAB\Experiment 4\Q2\Pulse.s

```
78
                   LDR R0, [R1]
 79
                   ORR R0, R0, \#0x04; set bit2 for output
 80
                   STR R0, [R1]
 81
                   LDR R1, =GPIO_PORTF_AFSEL ; regular port function
                  LDR R0, [R1]
 82
 83
                  BIC R0, R0, \#0\times04
                   STR R0, [R1]
 84
 85
                   LDR R1, =GPIO_PORTF_PCTL ; no alternate function
                   LDR R0, [R1]
 86
 87
                  BIC RO, RO, #0x00000F00
 88
                  STR R0, [R1]
 89
                  LDR R1, =GPIO_PORTF_AMSEL ; disable analog
                  MOV R0, \#0
 90
 91
                  STR R0, [R1]
 92
                  LDR R1, =GPIO PORTF DEN ; enable port digital
 93
                  LDR R0, [R1]
 94
                  ORR R0, R0, \#0\times04
 95
                  STR RO, [R1]
 96
 97
                  LDR R1, =SYSCTL_RCGCTIMER; Start Timer0
 98
                  LDR R2, [R1]
 99
                   ORR R2, R2, \#0x01
100
                   STR R2, [R1]
101
                  NOP ; allow clock to settle
102
                  NOP
103
                  NOP
                  LDR R1, =TIMERO CTL; disable timer during setup LDR R2, [R1]
104
105
                  BIC R2, R2, \#0\times01
106
                  STR R2, [R1]
107
                  LDR R1, =TIMERO CFG; set 16 bit mode
                  MOV R2, #0x04
108
109
                  STR R2, [R1]
110
                  LDR R1, =TIMERO_TAMR
111
                  MOV R2, \#0x02; set to periodic, count down
112
                  STR R2, [R1]
113
                  LDR R1, =TIMERO TAILR ; initialize match clocks
                  LDR R2, =LOW
114
115
                  STR R2, [R1]
                  LDR R1, =TIMER0_TAPR
116
117
                  MOV R2, #15; divide clock by 16 to
                   STR R2, [R1] ; get lus clocks
118
                  LDR R1, =TIMER0 IMR; enable timeout interrupt
119
                  MOV R2, #0x01
120
121
                  STR R2, [R1]
122
     ; Configure interrupt priorities
     ; TimerOA is interrupt #19.
124
      ; Interrupts 16-19 are handled by NVIC register PRI4.
125
     ; Interrupt 19 is controlled by bits 31:29 of PRI4.
126
     ; set NVIC interrupt 19 to priority 2
127
                  LDR R1, =NVIC_PRI4
                  LDR R2, [R1] AND R2, R2, #0x00FFFFFF ; clear interrupt 19 priority to
128
129
                  ORR R2, R2, \#0x40000000; set interrupt 19 priority to 2
130
131
                  STR R2, [R1]
132
     ; NVIC has to be enabled
     ; Interrupts 0-31 are handled by NVIC register ENO
133
134
     ; Interrupt 19 is controlled by bit 19
135
      ; enable interrupt 19 in NVIC
136
                  LDR R1, =NVIC EN0
137
                  MOVT R2, \#0\times08; set bit 19 to enable interrupt 19
138
                  STR R2, [R1]
139
     ; Enable timer
140
                  LDR R1, =TIMER0 CTL
                  LDR R2, [R1]
141
142
                  ORR R2, R2, \#0x03; set bit0 to enable
143
                  STR R2, [R1]; and bit 1 to stall on debug
144
                  BX LR ; return
145
                   ENDP
146
                   END
```