

```

1  /*
2  * Ferhat Can ATAMAN 2030112
3  * 17/04/2018 Tuesday
4  */
5
6  module controller
7  (
8      input wire   clk,reset,
9      input wire   [31:0] Instr,
10     input wire   CO, N, Z, OVF,
11     output wire   WriteEnable,
12     output reg    PCsrc, shiftLR, RegWrite, ImmSrc,
13     output wire   [1:0] MemtoReg,
14     output wire   ALUSrcB, RegSrc,
15     output reg    [2:0] ALUControl,
16     output wire   [3:0] Flags);
17
18     reg    NoWrite, FlagWrite;
19     wire   RegW, ALUOp;
20     reg    [6:0] controls;
21     wire   [5:0] Funct;
22     wire   [1:0] Op;
23     wire   [3:0] Rd;
24     wire   [3:0] ALUFlags;
25
26     assign ALUFlags    = {N,Z,CO,OVF};
27     assign Funct       = Instr[25:20];
28     assign Op          = Instr[27:26];
29     assign Rd          = Instr[15:12];
30
31     simpleregWE #(2) flagreg1(clk, reset, ALUFlags[3:2], FlagWrite, Flags[3:2]);
32     simpleregWE #(2) flagreg0(clk, reset, ALUFlags[1:0], FlagWrite, Flags[1:0]);
33
34     //Main Decoder
35     always @(*)
36     begin
37         case(Op)
38             2'b00:
39                 begin
40                     if(Instr[25] == 1'b1) // LSL,LSR
41                         controls = 8'b10110101; //Data processing instructions with no immediate
42                     else //ADD,SUB,AND,ORR,CMP
43                         controls = 8'bx0001101;
44                 end
45             2'b01:
46                 begin
47                     if(Funct[0] == 1'b1)
48                         controls = 8'b0x100100; //LDR instruction
49                     else
50                         controls = 8'b011xx010; //STR instruction
51                     end
52                 default: controls = 8'bx;
53             endcase
54         end
55
56     assign {ImmSrc, RegSrc, ALUSrcB, MemtoReg, RegW, WriteEnable, ALUOp} = controls;
57     assign RegWrite = RegW & (~NoWrite);
58
59     //ALU decoder
60     always @(*)
61     begin
62         if(ALUOp == 1'b1)
63             begin
64                 case(Funct[4:1])
65                     4'b0100: begin //ADD
66                         ALUControl = 3'b000;
67                         NoWrite    = 0;
68                         FlagWrite  = 1;
69                     end
70                     4'b0010: begin //SUB
71                         ALUControl = 3'b001;
72                         NoWrite    = 0;
73                         FlagWrite  = 1;
74                     end
75                 end

```

```

76     end
77     4'b0000: begin //AND
78         ALUControl = 3'b100;
79         NoWrite    = 0;
80         FlagWrite  = 1;
81     end
82     4'b1100: begin //ORR
83         ALUControl = 3'b101;
84         NoWrite    = 0;
85         FlagWrite  = 1;
86     end
87     4'b1010: begin //CMP
88         ALUControl = 3'b001;
89         NoWrite    = 1;
90         FlagWrite  = 1;
91     end
92     4'b1101: begin //LSL,LSR
93         ALUControl = 3'b000;
94         NoWrite    = 0;
95         FlagWrite  = 0;
96         if(Instr[6:5] == 2'b00) //LSL
97             shiftLR = 0;
98         else if(Instr[6:5] == 2'b01) //LSR
99             shiftLR = 1'b1;
100    end
101    default: begin
102        ALUControl = 3'bx;
103        NoWrite    = 1'bx;
104        FlagWrite  = 1'bx;
105    end
106 endcase
107 end else begin
108     ALUControl = 3'b000; //Non DP Instructions
109     FlagWrite  = 0; // Don't Update Flags
110     NoWrite    = 0;
111 end
112 end
113
114 //PC Logic
115 always @* begin
116     PCsrc = (Rd == 4'b1111) & RegW;
117 end
118
119 endmodule

```