endmodule

46 47

```
module IDM(A, WD, clk, WE, out);
input [7:0] WD;
input[7:0] A;
  2
  3
           input clk, wé;
output [15:0] out;
  4
  5
  6
7
           reg [15:0] data[63:0]; // 2^6 memory slots
 8
           initial begin
                data[0]<=16'b10_001_01100001010;
data[1]<=16'b10_001_01100010101;
data[2]<=16'b10_001_01100011000;
 9
10
11
                 data[3]<=16'b11_000_01000000000;
12
13
14
15
                 data[10] <=16'b11_000_010_00000001; // LDD R2, #1 ; load immediate numbers to the
         registers
                data[11]<=16'b11_000_011_00000100; // LDD R3, #4
data[12]<=16'b11_000_100_00000011; // LDD R4, #3
data[13]<=16'b11_000_101_00000011; // LDD R5, #3
data[14]<=16'b11_000_111_00000011; // LDD R7, #3
data[15]<=16'b00_000_010_010_011_00; // ADD R2, R2, R3
16
17
18
19
20
21
22
23
24
25
26
27
28
29
31
33
34
35
36
37
38
39
                data[16]<=16'b00_000_010_010_100_00;
data[17]<=16'b00_000_010_010_101_00;
data[18]<=16'b00_000_010_010_111_00;
                data[19]<=16'b10_001_01100000001;
                data[21] <=16'b11_00001000101010;
data[22] <=16'b00_00101000101000;
data[23] <=16'b10_00101100000010;</pre>
                data[24]<=16'b11_000010000000000:
                 data[25]<=16'b11_00001100000000;
                data[26] <=16'b11_00001000000111;
data[27] <=16'b11_00001100000111;
data[28] <=16'b01_010010010000000;
                data[29]<=16'b01_01001001000000;
                 data[30]<=16'b01_01001001000000;
                 // to be continued
           end
40
41
           always @(posedge clk)begin
42
             if(WE) data[A[7:0]] <= WD;
43
44
45
           assign out = data[A[7:0]];
```