

Michael Canesche

✉ michael.canesche@gmail.com • 🌐 canesche.github.io

RESEARCH INTERESTS

Re-configurable Hardware, High Performance Computer, Compilers, Artificial Intelligence, Machine Learning, Deep Learning.

SKILLS

Expertise: C, C++, Python, OpenMP, Cuda, Java, Verilog, Intel HLS, Vivado HLS, and LegUp HLS.

EDUCATION

- **Universidade Federal de Viçosa (UFV)** **Minas Gerais, Brazil**
MSc in Computer Science, Brazil *March 2019 – February 2021 (Expected)*
Advisor: Ricardo dos Santos Ferreira
- **Universidade Federal de Viçosa (UFV)** **Minas Gerais, Brazil**
BS in Computer Science, Brazil *August 2016 – January 2019*
GPA: 8.66/10, Graduated with Honors
- **Universidade Federal de Viçosa (UFV)** **Minas Gerais, Brazil**
BS in Chemistry, Brazil *August 2010 – August 2014*
GPA: 7.90/10

RESEARCH PROJECTS

- **Placement and Routing on CGRAs and FPGAs.** Head Project: Ricardo Ferreira, and José A. Nacif; Students: Michael Canesche, Westerley Oliveira, Lucas Bragança, and Lucas Reis; 2019 - actual.
- **Bitwidth Minimization Problem in High-Level Synthesis.** Head Project: Fernando Quintão, Ricardo Ferreira, and José A. Nacif; Students: Michael Canesche, and Maria Dalila Vieira; 2020 - actual.
- **Gene regulatory networks.** Head Project: Ricardo Ferreira; Students: Michael Canesche, Lucas Bragança, and Lucas Reis; 2020 - actual.

Languages

- **English:** Intermediary
- **Portuguese:** Native language

Prizes

- Highest coefficient in the Computer Science course at UFV in 2019.
- Best paper on XXI Symposium on High Performance Computing Systems (WSCAD) in 2020.

Papers

- Michael Canesche, Marcelo Menezes, Westerley Carvalho, Frank Torres, Peter Jamieson, José Augusto Nacif, Ricardo Ferreira TRAVERSAL: A Fast and Adaptive Graph-based Placement and Routing for CGRAs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD). November, 2020.
- Fernando Passe, Michael Canesche, Omar Paranaíba Vilela Neto, Jose A Nacif, Ricardo Ferreira Mind the Gap: Bridging Verilog and Computer Architecture, 2020 IEEE International Symposium on Circuits

and Systems (ISCAS). December, 2020.

- Westerley Carvalho, Michael Canesche, Lucas Reis, Frank Torres, Lucas Silva, Peter Jamieson, José A. Nacif, Ricardo Ferreira A Design Exploration of Scalable Mesh-based Fully Pipelined Accelerators, 2020 The International Conference on Field-Programmable Technology (FPT). November, 2020.
- Westerley Oliveira, Michael Canesche, Lucas Reis, José Nacif, Ricardo Ferreira Design Exploration of Machine Learning Data-Flows onto Heterogeneous Reconfigurable Hardware, XXI Symposium on High Performance Computing Systems (WSCAD). October, 2020.
- Lucas Bragança Silva, Michael Canesche, Ricardo Ferreira, José Augusto M Nacif HPCGRA-An Orthogonal Designed CGRA Generator for High Performance Spatial Accelerators, XXI Symposium on High Performance Computing Systems (WSCAD). October, 2020.
- Fernando Passe, Lucas Bragança, Michael Canesche, Felipe Cathoud, José A Nacif, Ricardo Ferreira Plain: Ferramenta para Desenvolvimento de Aceleradores para Overlays em FPGA na Nuvem em Tempo de Execução, XXI Symposium on High Performance Computing Systems (WSCAD). October, 2020.
- Wallace Rosa, Hector Baranda, Michael Canesche, Marcelo Menezes, Lucas Bragança, Salles Magalhaes, José Augusto Nacif, Ricardo Ferreira Simulação de Redes Reguladoras de Genes com Lógica Booleana e Limiar em Plataformas Alto Desempenho, XX Symposium on High Performance Computing Systems (WSCAD). November, 2019.
- Lucas Bragança Da Silva, Ricardo Ferreira, Michael Canesche, Marcelo M Menezes, Maria D Vieira, Jeronimo Penha, Peter Jamieson, José Augusto M Nacif READY: A fine-grained multithreading overlay framework for modern CPU-FPGA dataflow applications, ACM Transactions on Embedded Computing Systems (TECS). October, 2019.
- Ricardo Ferreira, Michael Canesche, Kristtopher Coelho, Jose Nacif Minimum Switching Networks, VIII Brazilian Symposium on Computing Systems Engineering (SBESC). November, 2018