


$$\text{Overflow} = B_3 \overline{A_3} \overline{Z_3} + \overline{B_3} A_3 Z_3$$

**b) [10 points]**

{NOT, AND} and {NOT, OR} are two functionally complete sets. If a 2:1 multiplexer (MUX) is a universal gate, we must be able to realize one of these sets using only 2:1 multiplexers. It is possible to realize all operators of the Boolean algebra.



Equation of 2:1 MUX:

$$Z = \bar{s}I_0 + sI_1$$

NOT:  $s = X, I_0 = 1, I_1 = 0: Z = \bar{X} \cdot 1 + X \cdot 0 = \bar{X}$

AND:  $s = X, I_0 = X, I_1 = Y: Z = \bar{X} \cdot X + X \cdot Y = X \cdot Y$

OR :  $s = X, I_0 = Y, I_1 = X: Z = \bar{X} \cdot Y + X \cdot X = \bar{X} \cdot Y + X = X + Y$

**The answer is YES. We can use a 2:1 multiplexer (MUX) as a universal gate because we can realize functionally complete sets using only 2:1 multiplexers.**

Note:

- The statement "Since a mux contains AND, OR, NOT gates, it is a universal gate" is not correct.
- Implementing only one of the sets {NOT, AND} or {NOT, OR} is sufficient.

## QUESTION 2 (35 Points):

*Note that Parts (a) and (b) below are not related.*

a) [20 Points]

i.

Q+ \ Q XY	0	1
00	0	1
01	0	1
11	0	0
10	1	1

$$Q+ = X'Q + XY'$$

ii.

Required transitions ( $Q \rightarrow Q^+$ )  
for the flip-flop to be implemented

Transition Table for T flip-flop:


QQ+ \ Q XY	0	1
00	00 (0)	11 (1)
01	00 (0)	11 (1)
11	00 (0)	10 ( $\beta$ )
10	01 ( $\alpha$ )	11 (1)

QQ+	T
00 (0)	0
01 ( $\alpha$ )	1
10 ( $\beta$ )	1
11 (1)	0

Karnaugh map to determine the  
equation of the circuit to drive  
the input of the T flip-flop:

T \ Q XY	0	1
00	0	0
01	0	0
11	0	1
10	1	0

$$T = XYQ + XY'Q'$$



Note:

You cannot implement this circuit connecting some gates to the output of the flip-flop only. In this way, you cannot change (control) the value (state) of the flip-flop.

b) [15 Points]

**Remember:** NMOS: if  $V_{GS} > 0$ , ON; if  $V_{GS} = 0$ , OFF

The pull-down network will make Z Low when T1 is ON AND (T2 OR T3 is ON).

Hence,

A	B	C	T1	T2	T3	Z
L	L	L	OFF	OFF	OFF	H
L	L	H	OFF	ON	OFF	H
L	H	L	OFF	OFF	ON	H
L	H	H	OFF	ON	ON	H
H	L	L	ON	OFF	OFF	H
H	L	H	ON	OFF	ON	L
H	H	L	ON	ON	OFF	L
H	H	H	ON	ON	ON	L

Using positive logic

Z \ C AB	0	1
00	1	1
01	1	1
11	0	0
10	1	0

$$Z = A' + B'C'$$

**QUESTION 3 (30 Points):**

a) [10 points]

i. [5 points]

Moore because  $Z = Q1$ . The output depends only on the current state, and not the current input.  $O = g(S)$

ii. [5 points]

Since the circuit contains two flip-flops, there are two state variables, i.e.,  $Q1$  and  $Q0$ .

This FSM has 4 states because  $Q1Q0 = 00, 01, 10, 11$

b) [10 points]

Q1	Q0	X	U1	U0	Q1+	Q0+	Z
0	0	0	0	0	1	1	0
0	0	1	0	1	1	0	0
0	1	0	0	0	1	0	0
0	1	1	1	1	0	1	0
1	0	0	0	0	0	1	1
1	0	1	1	1	1	0	1
1	1	0	1	0	1	0	1
1	1	1	1	1	1	1	1

②

①

③

⑤

④

Step 1: Since the input of  $Q0$  is just  $U0=X$ , filling in the column for  $U0$  is straightforward.

Step 2: We have the equation for  $U1$ :

$$U1 = XQ1 + XQ0 + Q0Q1$$

This means that at least two out of  $Q1$ ,  $Q0$ , and  $X$  have to be 1 for  $U1$  to be 1. We will fill in the  $U1$  value for each ( $Q1$ ,  $Q0$ ,  $X$ ) combination.

Step 3: In the problem statement, all the combinations of  $Q$ ,  $U$ , and  $Q+$  have been provided.

Q	U	Q+
0	0	1
0	1	0
1	1	1
1	0	0

This table indicates that  $Q+ = Q'U' + QU$

c) [10 points]

The truth table has been filled in above.

Step 4: We fill in  $Q1+$  and  $Q0+$  columns based on the  $Q-U-Q+$  table we found in Part(b).

Step 5:  $Z = Q1$ , so we copy the column for  $Q1$  into the  $Z$  column.