#### CHAPTER I

i - 1	A	B	<i>C.</i>	A.R.C	(A.B.C)1	=   A'	1 B'	101	1 A+B+C'
	0	0	0	0_	1	1	1	1	1
	0	0	0	0		\	1	0	1
	$Q_{\cdot}$		]	0	1	'	0	0	*
	1.	Q_	0	0		0	1_	1	
	}_	0	- }	0	-	0	l	0	
	1	1	0	0	ļ	٥	0	ì	1
	1		ì	,	Ö	٥	O	0	0

1-2

ABC	ABB	ABBEC
000	0	0
001	0	}
010	1	
011	}	0
100	, I	1
101	. 1	0
10	0	<i>O</i> ·
	0	1

$$\frac{1-3}{(a)}$$
 A+AB = A(1+B) = A

(b) 
$$AB + AB' = A (B + B') = A$$

(C) A'BC + AC = 
$$C(A'B+A) = C(A'+A)(B+A) = (A+B)C$$

$$(4) A'B + ABC' + ABC = A'B + AB(C'+C) = A'B + AB = B(A'+A) = B$$


(a) 
$$AB + A(CD+CD') = AB+AC(D+D') = A(B+C)$$

(b) 
$$(BC' + A'D) (AB' + CD') =$$
  
=  $ABB'C' + A'AB'D + BCC'D' + A'CD'D = 0$ 

$$\frac{1-5}{(a)}(A+B)'(A'+B')' = (A'B')(AB) = 0$$
  
(b)  $A+A'B+A'B' = A+A'(B+B') = A+A' = 1$ 


(a) 
$$F' = (x+y')(x'+y'+3) = x'y'+xy'+y'+x3+y'3$$
  
=  $y'(1+x'+x+3)+x3 = y'+x3$ 


(c) 
$$F+F' = x'y + xy3' + y' + x3(y+y')$$
  
 $= y'y + xy(3'+3) + y'(1+x3) = x'y + xy + y'$   
 $= y(y'+x) + y' = y+y' = 1$ 




(d) Same 25 (2)


(c) 
$$F = \frac{x}{3} + \frac{x}{3} + \frac{x}{3} + \frac{x}{3}$$
  
=  $\frac{y}{3} + \frac{x}{3} + \frac{x}{3} + \frac{x}{3} + \frac{x}{3} + \frac{x}{3}$ 








(i) 
$$F = xy + 3'$$
  
 $F' = x'3 + y'3$   
(i)  $F = (x, +3')(y + 3')$ 





$$(1) F = AC' + CD + B'D$$


(2) 
$$F = (A+D)(C'+D)(A+B+C)$$



F=B'D'+ A3'+AC








$$\frac{1-13}{D} = \frac{1}{1} =$$

$$\frac{1-14}{5} = x'y'3 + x'y3' + xy3' +$$

×y3	ABC
00ŏ	001
001	010
010	011
011	100
100	011
101	100
110	101
111	1 1

$$C = 3$$
By inspection




When D=0;  $J=0, K=1, Q \rightarrow 0$ When D=1;  $J=1, K=0, Q \rightarrow 1$ 

1-18


See text; Section 1-6 for derivation.

$$\frac{1-19}{D_A} = x'y + xA; D_B = x'B + xA; 3 = B$$




						1 7
(b)	Present	_ L	Next state	. + 1		9
	state	Inputs	slate	outeut		
	AB	× y	AB	3		
	00	00	00	0	,	
	00	0	1.0	0		
	00	10	00	O	_	
	00		00	0		
	01	00	01	- 1		
	01	01			-	
	01	10	00	I	-	
	01		0 0	1	-	
	10	00	00	0		
	10	01	10	0		
	10	10		0		
	10	1	1 1	. 0		•
		20	01	1		
		0		1		
		ĺÔ	1	1	•	

$$J_{A} = K_{A} = X$$
 $J_{B} = K_{B} = k'$ 



1-21 count up-down binary counter with enable E



KB =

亚二三


### CHAPTER 2


	-	11110
2-1 (a) Invertis - 2 pins each (b) 2-input XOR-3 pins each	12/2 = 6 gates 12/3 = 4 gates	7404 7486
(c) 3-input OR - 4 pins each (d) 4-input AND - 5 pins each (e) 5-input NOR - 6 pins each (f) 8-input NAND - 9 pins (9) JK fhp-flop - 6 pins each	12/4 = 3 gates 12/5 a gates 12/6 = 2 gates 1 gate 12/6 = 2 FFs	7421 74260 7430

### 2-2


- (a) 74155 Similar to two decoders as in Fig 2-2.
- (b) 74157 Similar to multiplexers of Fig. 2-5,
- (c) 74194 Similar to register of Fig. 2-9.
- (d) 74163 Similar to counter of Fig. 2-11.

## 2-3








2-5 Remove the inverter from the E input in Fig. 2-2(2).




or if only Do=1:
the outputs A\_A\_A\_=000
Needs one more output
to recognize the all
zeros input condition.











When the parallel load input=1, the clock pulses go through the AND gate and the data inputs are loaded into the register. When the parallel load input=0, the output of the AND gate remains at O.

2-10
The buffer gate does not perform logic. It is used for signal amplification of the clock input.






Serial transfer: One bit at a time by shifting.


Parallel transfer: All bits at the same time.

Input serial data by shifting-outout data in parallel.

Input data with parallel load - Output data by shifting.



After the count reaches N-1=1001 the register loads DOOO from inputs.




2-19

	Address	Data
103000 1 011	lines	lines
(2)2Kx16=2"x16	-	16
(b) 64K ×8 = 216 × 16	16	8
(C) $16M \times 32 = 2^{24} \times 32$	24	32
(d) 16 x(4 = 32,64	32	64

(2) 2K \* 2 = 4K = 4096 bytes

(d) 
$$2^{32}$$
,  $8 = 2^{35}$  bytes

$$\frac{2-21}{12.8\times8} = \frac{2^{12}\times2^{4}}{2^{7}\times2^{3}} = 2^{6} = 64 \text{ chips}$$



24 pins

## CHAPTER 3

$$\frac{3-1}{(10110)_{2}} = 32 + 8 + 4 + 2 = 46$$

$$(1110101)_{2} = 64 + 32 + 16 + 4 + 1 = 117$$

$$(110110100)_{2} = 256 + 128 + 32 + 16 + 4 = 436$$

$$\frac{3-2}{2}$$

$$(12121)_{3} = 3^{4} + 2 \times 3^{3} + 3^{2} + 2 \times 3 + 1 = 81 + 54 + 9 + 6 + 1 = 151$$

$$(4310)_{5} = 4 \times 5^{3} + 3 \times 5^{2} + 5 = 500 + 75 + 5 = 580$$

$$(50)_{7} = 5 \times 7 = 35$$

$$(1231)_{10} = 1024 + 128 + 64 + 15 = 2^{10} + 2^{7} +$$

3-7 (215)<sub>m</sub> = 128+64+16+7 = (11010111)<sub>2</sub> (a) 0000 110 10111 Binary Binary cocled octal (b) 000 011 010 111 Binary coded hexadecimat (C) 0000 1101 DIII (d) 0010 0001 0101 Binary coded decimal 3-8 (295),0 = 256+32+7 = (100100111)2 (à) 0000 0000 0000 0001 0010 0111 (b) 0000 0000 0000 0010 1001 0101 (c) 10110010 00111001 00110101 3-10 JOHN DOE 3-11 87650123; 99019899; 09990048; 999999. <u>3-12</u> 876100; 909343; 900000; 000000 3-14 (a) 5250 (b) 1753 (c) 020 (d) .1200 +9750+900 +8679 1) 3929 0)3113 + 1360 0)920 1)0950 110's complement 1 -080 -6887 3-15 (d)(a) (b) (c) 11010 11010 000100 1010100 010000 0101100 T10000 10011 0/010100 1/0000000 1)01010 1)01101 (26-16=10) (26-13=13) -101100(84-84=0)(4-48=-44)

$\frac{3-2!}{(2)}$		(	(b)
	Gray code 11000 11010 11	Decimal 90 11234567899	•
3-22 862	0		
(d) BCD (b) X5-3 (c) 2421 (d) BINAYY		0101 00	11.
3-23 Decimal 0 1 2 3 4 5 6 7 8	8cD with even parity 0 0000 1 0001 1 0010 0 0011 1 0 100 0 0 101 1 1 000 0 1001	BCD with odd parity 10000 1000 100 100 100 100 100 100 100	

$$\frac{3-24}{3984} = \frac{0011}{1100} \frac{1111}{1100} \frac{1100}{1001} = 6015$$

A B $y = A \oplus B$	CD	3 = C(E)
000	00	0
0111	$O^{-k}$	1
101	10	de de la company
		0

$$\frac{y}{3}$$
  $x = y \oplus 3$ 

ABCD

ABCD

ABCD

ABCD

ABCD

ABCD

ABCD

OOO, 0010, 1101, 1110

OI - [AB = 01 & 10]

OOO, 0111, 1000, 1011


I O CD = 00 & 11


Always odd number of 1's

## 3-26

Same as in Fig. 3-3 but without the complemented circles in the outputs of the gates,

#### CHAPTER 4





4-3 ....

P: RI←RZ

P'a: RI←R3

4-4

Connect the 4-line common bus to the four imputs of each register.

Provide a "load" control input in each register.


Provide a clock input for each register.

To transfer from register C to register A:

Apply S, So = 10 (to select C for the bus,)

Enable the load input of A

Apply a clock pulse.



(a) 4 selection lines to select one of 16 registers.

(b) 16 x1 multiplexers


(c) 32 multiplexers, one for each bit of the registers.


4-7 (2) Read memory word specified by the address in AR into register R2.


(b) write content of register R3 into the me mory


word specified by the address in AR.

(c) Read memory word specified by the address in R5 and transfer content to R5 (destroys previous value)

















(a) 
$$A = 11011001$$
  
 $B = 10110100$   
 $A \leftarrow A \oplus B 01101101$ 

AR = 11110001 BR=11111111 CR=10111001 DR=11101010

(b) 
$$CR = 10111001$$
  $BR = 11111111$   $DR = 111010100$   $BR = 00000000$   $AR = 11110001$   $DR = 11101010$   $CR = 10101000$   $BR = 00000000$   $AR = 11110001$   $DR = 11101010$ 

### 4-20 R=10011100

Arithmetic shift right: 11001110 Arithmetic shift left: 00111000

overflow because a negative number changed to positive

### 4-21

logical shift left: 10111010 Circular shift right: 01011101 logical shift right: 02:011101 eireular shift left: 01011100

S=1 Shift left

A<sub>0</sub> A<sub>1</sub> A<sub>2</sub> A<sub>3</sub> I<sub>L</sub>

H =  $0^{0}0^{1}$   $0^{0}$  Shift left

S=1 Shift left

S=1 Shift left

## 4-23

- (a) Cannot complement and increment the same register at the same time.
- (b) Cannot transfer two different values (R2and R3) to the same register (R1) at the same time.
- (e) Cannot transfer a new value into a register (PC) and increment the original value by one at the same time.

### CHAPTER 5

$$\frac{5-1}{256K = 2^8 \times 2^{10} = 2^{18}}$$
$$64 = 2^6$$

(a) Address: 18 bits
Register code: 6 bits
Indirect bit: 1 bit

Indirect bit: 1 bit 32-25=7 bits for opende.

(b) 1 7 6 18 = 32 bit

(c) Data; 32 bits; 2ddress: 18 bits.

A direct address instruction needs two references to memory: (1) Read instruction; (2) Read operand.

An indirect address instruction needs three references to memory: (1) Read instruction; (2) Read effective address; (3) Read operand.

<u>5-3</u>

(a) Memory read to bus 2nd load to IR: IR= M[AR]

(b) TR to bus and load to PC: PC TR (c) Ac to bus, write to memory, and load to DR: DR = AC, M[AR] = AC.

(d) Add DR (or INPR) to AC: AC-AC+DR

 $\frac{5-4}{S_1S_1S_0} = \frac{(3)}{Load(10)} = \frac{(3)}{AR} = \frac{(4)}{AR}$   $(3) \quad AR \leftarrow PC \quad O10 (PC) \quad AR = -$ 

(b) IR < M[AR] 111 (M) IR Read - (c) M[AR] < TR 110 (TR) - Write -

(d) DREAC 100 (AC) DR and - Transfer AC DR to AC

(a) IRE-MERC) PC cannot provide address to memory.

Address must be transferred to AR first

AR - PC IR - MEAR]

(b) ACEAC+TR Add operation must be done with DR. Transfer TR to DR first.

 $DR \leftarrow TR$  $AC \leftarrow AC + DR$ 

(C) DRIDE Rosalt of addition is transferred to AC (not DR). To save value of AC its content must be stored to imporary in DR (or TR).

ACEDR, DREAC (See answer to Problem 5-4(d)) ACEAC+DR ACEDR, DREAC

5-6

(2)  $\frac{0001}{ADD} \frac{0000}{(0.24)16} = (1024)16$ ADD content of M[024] to AC ADD 024

(b) 1011 0001 0010 0100 =  $(B124)_{16}$ Store AC in M[M[124]] STA I 124

(c) 0111 0000 0010 0000 = (7020).16.

Register Increment AC INC

<u>5-7</u>

CLE Clear E CME Complement E

5-7 c/o	; ; k[]	T	T,	To	1	3	To
	To						
	T						
	T <sub>2</sub>						
	73						
	C7						
	C7 T3				C <sub>7</sub> T <sub>3</sub>		
5-9			·	·	CZ	tsc go	bes to $0$
<u> </u>		E	Ac	PC		.IR	
	Initia!	1	A937	021			-
	CLA	1	0000	022	800	7800	•
	CLE	0	A937	022.	400	7400	•
	CHA		56C8	022	200	7200	
	CME	0	A937	022	100	7/00	
	6	,					

080 CIR D49B 022 7080 526F 040 CIL 7040 022 A938 INC WU 022. 7020 504 A937 010 7010 022 Ì SNA 023 A937 008 7008 1 SZA 022 004 7004 A937 1 A937 022 002 700 SZE À A937 001 7001 022 HLT

5-1	0
-----	---

	PC	AR	DR	AC	IR
Initial	021			A937	
AND	022	083	B8F2	A832	0083
ADD	022	083	B8F2	6229	1083
LDA	022	083	B8F2	88F2	2083
STA	022	083		A937	3083
BUN	083	083	**************************************	A937	4083
BSA	084	084		A-937	5083
ISZ	のスス	083	BBF3	A937	6083

	P.C	AR	DR	IR	5C
Inilial	7FF	Departs.			ت
To	7FF	7FF			
Ti	800	7FF		EAGF	2
Tz	800	A9F		EAGE	3
T <sub>3</sub>	800	C35		EA9F	4
Ty.	800	C35	FFFF	EAAF	5
To	800	C35	0000	EA9F	6
T6	801	C35	0000	EA9F	0

#### 5-12

(a) 
$$9 = (1001)_2$$
  
 $I = 1 \text{ ADD}$  ADD I  $32E$ 

(P)

$$AC=7EC3 (ADD)$$

$$DR = 8B9F$$

$$OA62$$


(E=1)


AC= 7EC3

5-13		
XOR	Do Ty: Do Ts:	DR - M[AR] AC - ACDDR, SC - D
ADM	D, T4: D, T5: D, T6:	DR = M[AR]  DR = AC, AC = AC + DR  M[AR] = AC, AC = DR, SC = O
SUB	Da T4: Da T5: Da T6: Da T7: Da T8:	DREMEAR]  DREAC, ACE DR  ACEAC  ACEACHI  ACEACHOR, SCED
XCH	D <sub>3</sub> T <sub>4</sub> : D <sub>3</sub> T <sub>5</sub> :	DR=M[AR] M[AR]=AC, AC=DR, SC=0
SEQ	D4 T4: D4 T5: D4 T6:	$DR \leftarrow M[AR]$ $TR \leftarrow AC$ , $AC \leftarrow AC \oplus DR$ $If(AC = 0)$ then $(PC \leftarrow PC + 1)$ , $AC \leftarrow TR$ , $SC \leftarrow O$
BPA	D5 T4:	If $(AC=D \land AC(15)=0)$ then $(PC \leftarrow AR)$ , $SC \leftarrow D$

Converts the ISZ instruction from a memory-reference instruction to a register-reference instruction.

The new instruction ICSZ can be executed at time T3 instead of time T6, a saving of 3 clock cycles.






- 1. Read 40-bit clouble instruction from memory to IR and then increment PC.
- 2. Decode opeode 1.
- 3. Execute instruction 1 using address 1.
- 4. Decode opende 2.
- 5 Frente instruction 2 using address 2,
- 6. Go back to stop 1.


$$\frac{5-18}{(a)}$$
 BUN 2300

(b) ION
BUN O I (Branch indirect with address 0)




$$\frac{5-20}{J_{F}} = \chi T_{3} + 3 T_{5} + w T_{5}G \qquad K_{F} = Y T_{1} + 3 T_{5} + w T_{5}G'$$

$$\frac{\chi}{T_{3}} - \frac{\chi}{T_{3}} - \frac{\chi}{T_{3}$$



$$LD(PC) = D_4T_4 + D_5T_5$$

The logic diagram is similar to the one in Fig. 5-16,




The places DC outs the bus, From Table 5-6;

RTD: AREDC

P. To: TR & PC


DST4: M[AF] - PC

 $\chi_2 = R'T_0 + R'T_0 + D_5 \cdot T_4 = (R'+R)T_0 + D_5 \cdot T_4 = T_0 + D_5 \cdot T_4$ 



5-25 From Table 5-6:

 $CLR(SC) = RT_3 + D_7T_3(I+I) + (D_0+D_1+D_2+D_5) T_5 + (D_3+D_4)T_4 + D_6T_6$ 



### CHAPTER 6

STA DIF

ADD SUM

SUM

STA

DIF

DIF

SUM

DIF

SUM

ADD

STA

LDA


ADD

STA

A line of code such as: LDA I is interpreted by the assembler (Fig. 6-2) as a two symbol field with I as the symbolic address. A line of code such as: LDA I I is interpreted as a three symbol field. The first I is an address symbol and the second I as the Indirect bit. Answer: Yes, it can be used for this assembler.

6-5

The assembler will not detect an ORG or END if the the has a label; according to the flow chart of Fig. 6-1. Such a label has no meaning and constitutes an error. To detect the error, modify the flow chart of Fig. 6-1:



6-6 (a) memory characters Hex binary

word

1 DE 4445 0100 0100 0100 0101


2 C space 43 20 0100 0011 0010 0000

3 - 3 2D 33 0010 1101 0011 0011

4 5 CR 35 0D 0011 0101 0000 1101

(b) (35)10 = (0000 0000 0010 0011)2

1111 1111 1101 1101 = (FFDD)16



6-10 (a) MRI table -(b) non-MRI table-HEX 43 4C 41 4D CLA 41 20 D space 4420 78 00 Value 0000 Value CL 43 4C AD 41 44 E space 45 20 44 20 D space value 74 00 value 1000 etc. etc. 6-11 LDA B CMA INC A /Form A-B ADD 1 skip if Ac positive SPA NIO /(A-B)<0, go to NIO BUN / Skip if AC=0 SZA N30 / (A-B) >0, 90 to N30 BUN N20 / (A-B) = 0, go to N20 BUN 6-12(a) The program counts the number of 1's in the number stored in location WRD. Since WRD = (6201)16= (0110 0010 1100 0001)2 number of 1's is 6; so CTR will have (0006),6 (b) ORG 100 100 7400 CLE 7800 CLA 101 /Initialize counter to zero 3110 STA CTR 102 2111 LDA WRD 103 SZA 7004 104 4107 BUN ROT 105 / Word is zero; stop with CTR=0 BUN STP 410F 106 / Bring bit to E ROT, CIL 7040 107 7002 SZE 108 1 bit = 1, 90 to count it BUN AGN 4108 109 1 bit = 0, repeat BUN ROT 4107 10A AGN, CLE 7400 10B /Increment counter 6110 ISZ CTR 10C

```
6-12 (b) Continued
                                Icheck if remaning bits = 0
                        SZA
             7004
                        BUN ROT / No; rotate again
     10D
            4107
     10 E
            7001 STP, HLT /Yes; stop
     10 F
            0000 CTR, HEX O
     110
                  WRD, HEX 62C1
            62C1
     111
                       500 to 5FF → (256), locations
6-13 (100)16= (256)10
               100
        ORG
        LDA
               ADS
                        1 Tuitialine pointer
               STR.
        5TA
                        /Initialize counter to -256
               NBR
         LDA
               CTR
         STA
         CLA
        STA PTR I / store zero
   LOP
               PTR
         ISZ
               CTR
         ISZ
              LOP
         BUN
         HLT
    ADS,
               500
          HEX
         HEX
               0
    PTR,
               -256
          DEC
    NBR,
                O
          HEX
    CTR,
           END
6-14
                         1 Load multiplier
                 A
           LDA
                         / Is it zero ?
           SZA
                 NZR
                         1 A=0, product =0 in AC
           BUN
           HLT
     NZR,
           CMA
                         1 Store - A in counter
           INC
                 CTR
           STA
                        / Start with AC=0
           CLA
                        1 Add multiplicand
     LOP,
                  B
           ADD
                 CTR
                        / Repeat Loop A times
           ISZ
                 LOP
            BUN
          · HLT
                       / multiplier
       A,
            DEC
                       / multiplicand
            DEC
       Β,
                       1 counter
            イゴエ
      CTR,
```

6-15 The first time the program is executed, location CTR will go to D. If the program is executed again starting from location (100)16, location CTR will be incremented and will not reach o until it is incremented 216 = 65,536 times, at which time it will reach O again.

We need to initialize CTR and P as follows:

NBR LDA STA CTR CLA Program NBR, DEC -8 CTR, HEX O P, HEX O

Multiplicand is inilially in location XL. Will be shifted left into XH (which has zero initially). The partial Product will contain two locations PL and PH (initially zero). Multiplier is in location Y. CTR=-16

> LOP CLE LDA Y CIR STA SZE ONE BUN ZRO BUN ONE, LDA

XL

PL ADD PL STA

CLA

CIL

HXADD

PH ADD

PH STA

CLE

Continued next Page

same as beginning of Program in Table 6-14

Double-precision add

P = X+P


Same as program

in Table 6-15

## 6-16 continued


6-17

If multiplier is negative, take the 2's complement of multiplier and multiplicand and then proceed as in Table 6-14 (with CTR=-7).



6-18 C - A-B  CLE LDA BL  CMA INC ADD AL	To form a double-precision a's complement of subtrahend BH+BL, a 1's complement is formed and 1 added once.
STA CL Save [ CLA Carry [ CIL STA TMP LDA BH CHA	Thus, BL is complemented and incremented while BH is only complemented.
add carry → ADD TMP STA CH HLT TMP, HEX O	Location TMP saves the carry from E while BH is complemented.
$6-19  3 = x \oplus y = xy' + x$	$x'y = [(xy')' \cdot (x'y)']'$
LDA Y CMA AND X CMA STA TMP LDA X CMA AND Y CMA 6-20	AND TMP  CMA  STA Z  HLT  X, —  Y, —  THP, —
LDA X	ato low order bit; sign bit in E  = O E = I  AC(I) = I  OVF

6-21	Calling program	subrouting_
6-22	BSA SUB HEX 1234 /Subtrahenal HEX 4321 / minuend HEX O / difference	SUB, HEX O  LDA SUR I  CMA INC ISZ SUB ADD SUB I  ISZ SUB STA SUB I  ISZ SUB BUN SUB I
8SA HEX DEC	100 /starling address 32 /number of words	CMA INC STA CTR LOP, LDA PTR I CHA STA PTR I ISZ PTR ISZ CTR BUN LOP ISZ CMP BUN CMP I PTR, CTR,  AC 1 0000 0111 1001 1100 0790 1 1001 0000 0111 1001 9079
	ADS PTR NBR CTR IN2 / subroutine Table 6-20 PTR I PTR CTR	BUN LOP HLT ADS, HEX 400 PTR, HEX 0 NBR, DEC -512 CTR, HEX 0



~		2	-
(c	_	4	1

Location	Hex code			
200	3213	SRV,	STA	SAC
201	7080		CIR	
202	3214		STA	5E
203	F200		SKI	
204	4209		BUN	NXT
205	F800		INP	
206	FHOO		OUT	
207	8215		STA	PTI I
208	6215	منيعت راي	ISZ	PTI
209	FIDO	NXT,	SKO	
20A	420E		BUN	EXT
208	A216		LDA	PT2 I
20C	F400		OUT	
20D	6216		ISZ	PT2
20E	2214	EXT,	LDA	SE
20F	7040		CIL	
210 211	2213 F080		LDA	SAC
212	0000		HOI	700 -
213	0000	SAC,	BUN	ZRO I .
214	0000	SE,		
215	0000	PTI,		
216	-0000	PTŹ,	<del>*************************************</del>	

LDA MOD SAC STA CIR Servicer SKO
output BUN EXT

device DUN EXT

LDA PTZ I

OUT

ISZ PTZ SE STA MOD /cheek MOD LDA CMA SZA NXT / MOD = all is BUN SKI BUN INP continue as in Table 6-23 DUT STA ISZ. EXT / MOD = 0 BUN

# CHAPTER 7

A microprocessor is a small size CPU (computer on a chip)
Microprogram is a program for a sequence of microoperations.

The control unit of a microprocessor can be hardwired or microprogrammed, depending on the specific design.

A microprogrammed computer does not have to be a microprocessor.

7-2 Hardwired control, by 4k finition, does not contain a control memory.


7-3


Micropperation - an elementary digital computer operation.

Microinstruction - an instruction stored in control memory.

Microprogram - a sequence of microinstructions.

Microcode - same an microprogram.





The ROM can be programmed to provide any clesized address for a given inputs from the instruction.

Either multiplexers, three-state gates, or gate logic (equivalent to a mux) are needed to transfer in formation from many sources to a common destination.

(a) READ DR = M[AR] F2 = 100 F3=101 ACEDR DRTAC

000 100 101 DR = AC F2=101 (b) ACTDR ACK-DR FIFIDO DRTAC

F3=110 PC < AR (C) ARTPC AC - DR DRTAC M[AR] < DK WRITE

7-13 If I=0, the operand is read in the first microinstruction and added to AC in the second. If I=1, the effective address is read into DR and control goes to INDRZ. The subroutine must read the operand into DR.

> INDRZ: DRTAR U JMP NEXT U RET READ

(2) Branch if S=0 and Z=0 (positive and non-zero AC) - See last instruction in Problem 7-16.

(b) 40: 000 000 000 10 00 1000000 -41: 000 000 000 1.1 00 1000 000 01 01 1000011 42: 000 000 000 1000000 00 00 43: 000 000 110

7-15

(a) 60: CLRAC, COM U JMP INDRCT

61: WRITE READ I CALL FETCH

62: ADD, SUB 5 RET 63 (VEXT)

63: DRTAG, INCDR, Z MAP 60

(b)
60: Cannot increment and complement Ac at the
Same-time. With a JMP to MARCT, control
does not return to 61.

61: Cannot read and write at the same time.

The CALL behaves as a JMP since there is
no return from FETCH.

62: Cannot add and subtract at the same time. The RET will be executed independent of S.

63: The MAP is executed irrespective of Z or 60.

7-16

ORG 16

AND: NOP I CALL INDRCT

READ U JMP NEXT

ANDOP: AND U JMP FETCH

ORG 20
SUB: NOP I CALL INDRCT
READ U JMP NEXT
SUB U JMP FETCH

ORG 24 INDRCT CALL ADM: I NOP NEXT JMP READ NEXT JMP DRTAC, ACTOR U EXCHANGE+2 JMP V ADD (Table 7-2) 7-16 (CONTINUED)

BTCL;	ORG 28 NOP READ DRTAC, ACTOR COM	エレリソ	CALL JMP JMP JMP	INDRCT NEXT NEXT ANDOP
BZ: ZERO:	ORG 32 NOP NOP NOP ARTPC	てしてし	JMP JMP CALL JMP	ZERO FETCH INDRCT FETCH
SEQ;	ORG 36 NOP READ DRTAC, ACTOR XOR (N SUB)	I U U	CALL JMP JMP JMP	INDRCT NEXT NEXT BEQ1
	ORG 69 DRTAC, ACTD NOP INCPC	R Z. U	JMP JMP	EQUAL FETCH FETCH
BPNZ:	ORG 40 NOP NOP NOP ARTPC	SZJU	JMP JMP CALL JMP	FETCH /NDRCT FETCH

1-17 INDRCT NOP CALL 157: I NEXT JMP READ NEYT JMP INCDR NEXT (SY F2St JMP DRTAC, ACTOR INDKET) ZERO JMP DRTAC, ACTOR Z FETC H JMP WRITE FETCH ZERO: WRITE, INCPC TMP 7-18 NOT CALL INDRCT SSA: NEXT JMP PCTDR. ARTPC JMP FETCH WRITE, INCPC 7-19 From Table 7-1: F3 = 101 (5) PC = PC+1 F3=110 (6) PC - AR AR FROM! F3 output 6 F3 output 5 A field of 5 bits can specify 251=31 microoperations A field of 4 bits can specify 21 = 15 microoperations 46 microsperations See Fig. 8-2(b) for control word example. (2) 16 registers need 4 bits; ALU need 5 bits, and


See Fig. 8-2(B) for common work starting and (2) 16 registers need 4 bits; ALU need 5 bits, and the shifter need 3 bits, to encode all operations.


4 4 5 3 = 20 bits total

SRCI SRCZ DEST ALU ShIFT

RS R6 R4 ADD SHIFT

(C) 0101 0110 0100 00100 000 R4-R5+R6






Input

7-23 (2) See Fig. 4-8 (chapter 4)

Pis used to determine,



# 7-24

the polarity of the MUX2 T logic selected status bit, P when P=0, T=G because  $G \oplus O = G$ . When P=1, T=G' because  $G \oplus I = G'$  wher G is the value of the setected bit in MUX2

### CHAPTER 8

8-1

(a) 32 multiplexers, each of size 16x1.

(b) H inputs each, to select one of 16 registers.

(c) 4-to-16-line decoder

(d) 32+32+1=65 data input lines 32+1=33 data output lines.

(E) 4 4 6 = 18 SITS
SELA SELB SELD OPR

8-2 30+80+10=120 MSec.

(The decoder signals propagate at the same as the muxs)

8-3	SELA	SELB	SEL	D OPR	Control word
(a) R1← R2+R3	R2	R3	RI	ADD	010 011 001 00010
(b) RY = RY				COMA	100 xxx 100 01110
(c) R5 ← R5-1					101 xxx 101 00110
(d) R6 = shl R1					001 XXX 110 11000
(e) R7 = Input	Input	-	R7	TSFA	000 xxx 111 00000

Control word

(a) 001 010 011 00101 R1 R2 R3 SUB R34-R1-R2

(b) 000 000 000 00000 Input Input None TSFA Cutput Input


(c) 010 010 010 01000 R2 R2 R2 XOR R2-R2DR2

(d) 000 001 000 00010 Input R1 None ADD Cutput Input+R1

(e) 111 100 011 10000 R7 R4 R3 SHRA R3-ShrR7

8-5

- (a) Stack full with 64 items ..
- (6) Stack empty.



$$\frac{8-8}{(a)} \frac{A}{B-(D+E)*C} \qquad (b) A+B-\frac{C}{D*E}$$

$$\frac{8-9}{(3+4)[10(2+6)+8]} = 616$$
RPN: 3 4 + 26 + 10 \* 8 + \*


				.6		10		8		
	4		.2	2	8	S	80	-80	88	
3	3	7	7	7	7	7	7	7	7	616
3	4	+	る る	6	+	10	×	B	+	*

WRITE (if not full): M[WC] & DR we = We+1 READ: (if not empty)

DR & M[RC)

RC & RC+1

ASC & ASC-1 ASC = ASC +1



8 12 12 = 32 bits

| opcode | Address | Address | Two address | instructions

28= 256 combinations. 256-250 = 6 combinations can be used for one address

op coole address instructions

Maximum number of one address instruction:  $= 6 \times 2^{12} = 24,576$ 

8-12 (d) RPN: XAB-C+DE\*F-\*GHK\*+/=

 $\frac{8-13}{256}$  K =  $2^{8}$  ×  $2^{10}$  =  $2^{18}$ 

opcode Mode Regista Address
5 3 6 18 = 32

address = 18 bits

Mode = 3 "

Register = 6 "  $\overline{a7}$  bits

op code  $\overline{5}$  its

8-14

Z=Effective address

- (2) Direct: Z=Y
- (b) Indirect: Z=M[Y]
- (c) Relative: Z=Y+W+2
- (d) Indexed; Z=Y+X

PC Wopede Mode

WHY

XR = X W+2 Next instruction

Z Operand

8-15 (a) Relative address = 500-751=-251

- (b) 251 = 000011111011; -251=111100000101
- (c) PC = 751 = 001011101111; 500 = 000111110100 PC = 751 = 001011101111  $RA = -251 = \frac{1111100000101}{000111110100}$ EA = 500 = 000111110100

8-16 Assuming one word per wo	truction or operand.
Computational type	Branch Type
Fetch instruction	Fetch instration
Fetch effective address	Fetch effective address
Fetch operand	and transfer to PC
3 memory references	2 memory references.
8-17	
The address part of the must be set to zero.	indexed mode instruction
8-18 Effective addiess	Memory
8-18 Effective address  (4) Direct: 400  (b) Immediate: 301 RI=  (c) Relative: 302+400=702	Pc -> 300 of code Mode
(b) Truncaliste: 301 RI=	200 301 400 Vest instruction
(0) 2 m m entale: 00.	300 1000
	•
(d) Reg. Indirect: 200	
(e) Indexed: 200+400 = 601	0
8-19 1=c 0=c 1=c 0=	Reset initial carry
6E C3 56 7A	·
13 55 6B 8F	·
$\frac{73}{82} \frac{33}{18} \frac{23}{22} \frac{37}{09}$	Add with earry
8-20	
10011100 AND 10011101	0 - 100.11100 00R 10101010 XOR
10001000 1111111	0 00110110
8-21	,
(2) AND with: 000000	OBLITATIO
(b) OR with: 0000000	001111111
(c) XOR with: 0000111	111110000

.

(Borrow = 1

8-26 C=1 if A < B, therefore C=0 if  $A \ge B$  Z=1 if A=B, therefore Z=1 if  $A \ne B$ For A > B we must have  $A \ge B$  provided  $A \ne B$ For  $A \le B$  we must have  $A \ge B$  provided  $A \ne B$ For  $A \le B$  we must have  $A \le B$  or A = Bor C=0 and Z=0 (C'Z')=1or C=1 or Z=1 (C+Z)=1

8-27

AZB implies that A-BZO (Positive or zero)


sign 3-0 if moverflow (positive)

or S=1 if overflow (sign reversal)

Boolean expression: s'V'+SV=1 or (SAV)=0

A<B is the complement of  $A \ge B$  (A-B negative) then S=1 if V=0 (SEDV) =1 or S=0 if V=1

A>B Implies A>B but not A=B  $(S \oplus V) = 0$  and Z=D  $A \le B$  Implies  $A \le B$  or A=B $S \oplus V = 1$  or Z=1



8-29

$$A = 01000001$$
 $65$ 
 $B = 10000100$ 
 $132$ 
 $-124$ 
 $A = B = 11000101$ 
 $197$ 
 $-59$ 

(c)  $C = 0$ 
 $E = 0$ 

After RETURN

Branch instruction - Branch without being able to return. Subroutine call - Branch to subroutine and then return to calling program.

Program interrupt - Hardware initiated branch with possibility to return,

8-34
See See, 8-7 under "Types of Interrupts".
3-35

(a)  $SP \leftarrow SP-1$   $M[SP] \leftarrow PSW$   $SP \leftarrow SP-1$   $M[SP] \leftarrow PC$   $M[SP] \leftarrow PC$   $TR \leftarrow IAD$  (TR is a temporary  $PSW \leftarrow M[TR]$  register)  $TR \leftarrow TR+1$   $PC \leftarrow M[TR]$ "Go to fetch phase,

8-37

Window Size = L + 2C + GComputer 1: 10 + 12 + 10 = 32Computer 2: 8 + 16 + 8 = 32Computer 3: 16 + 32 + 16 = 64

Register file = (L+C)W+GComputer 1: (10+6)8+10=16\*8\*10=138Computer 2: (8+8)4+8=16\*4\*8=72Computer 3: (16+16)16+16=32\*16\*16=528

(a) SUB R22, #1, R22

(b) XOR R22, #-1, R22

(C) SUB RO, R22, R22

(d) ADD RO, RO, R22

(e) 5RA R22, #2, R22

(f) OR RI, RI, RI

or ADD RI, RO, RI

or SLL RI, #D, RI

R22 ← R22-1 (Subliset 1)

Rade Rade all i's (XBI=X')

R22← O-R22

R22 ← 0+0

Arithmetic shift right twice

RI = RIV RI


RI = RI + O


shift left o times

8-39

(a) JMP Z, #3200, (RO) PC ← O+3200

(b) JMPR Z, -200 PC← 3400+(-200)





$$\frac{9-2}{5 \text{ agment}} \frac{1}{1} \frac{2}{13} \frac{3}{14} \frac{4}{15} \frac{5}{16} \frac{6}{17} \frac{8}{18} \frac{9}{10} \frac{10}{11} \frac{13}{13} \frac{13}{14} \frac{15}{15} \frac{16}{16} \frac{17}{17} \frac{18}{18} \frac{1}{17} \frac{17}{17} \frac{1$$

$$\frac{9-4}{t_n = 50 \text{ ns}} \qquad S = \frac{n t_n}{(k+n-1)t_n} = \frac{100 \times 50}{(6-99) \times 10} = 4.76$$

$$t_p = 10 \text{ ns}$$

$$n = 100 \qquad S_{max} = \frac{t_n}{t_p} = \frac{50}{10} = 5$$

(a) 
$$t_p = 45 + 5 = 50 \text{ ns}$$
  $k = 3$ 

(c) 
$$S = \frac{\eta t_n}{(k+\eta-1)t_p} = \frac{10\cdot100}{(3+9)50} = 1.67$$
 for  $n=10$ 

$$=\frac{100 \times 100}{(3+99)50} = 1.96 \quad \text{for } n = 100$$

(d) 
$$5_{\text{max}} = \frac{t_n}{t_p} = \frac{100}{50} = 2$$

- (a) See discussion in Sec. 10-3 on array multipliers. There are 8x8=64 AND gates in each segment and an 8-bit binary adder (in each segment).
- (b) There are 7 segments in the pipeline

(c) Average time = 
$$\frac{k+N-1}{n}t_p = \frac{(n+6)30}{n}$$

To increase the speed of multiplication, a carrysave (Wallace tree) adder is used to reduce the propagation time of the carries.

9-7

(a) Clock cycle = 
$$95 + 5 = 100 \text{ ns}$$
 (time for segment 3)  
for  $n = 100$ ;  $k = 4$ ,  $t_p = 100 \text{ ns}$ .

Time to add 100 numbers =  $(k+n-1)t_p = (4+99)100$ = 10,300 ns = 10,3 \text{ \text{100}}

(b) Divide segment 3 into two segments of 50+5=55 2nd 45+5=50 ns, This makes  $t_p=55$ ns; k=5 $(k+n-1)t_p=(5+99)55=5,720$ ns=5,72Ms 9-8 Connect output of autor to input Exalin a feedback path and use input Ax22 for the data X, through X100, Then use a scheme similar to the one described in conjunction with the adder pipeline in Fig. 9-12.

One possibility is to use the six operations listed in the beginning of Sec. 9-4.

See Sec. 9-4: (1) prefetch target instruction; (b) use a branch target buffer; (c) use a loop buffer; (d) use branch prediction. (Delayed branch is a software procedure)

9-11 1. Load RIG M[312] 1 2 3 4th step FI DA FO EX 2. Add RZERZHM[313] 3. Increwent R3 4. Store M[34] = R3

Segment Ex: transfer memory word to. RI.

Segwent Fo: Read M[313].

segment DA: Decode (increment) instruction, segment FI: Fetch (the store) instruction from memory,

9-12 Load: RI← Memory Increment; RI=RI+1 RI is loaded in E It's too early to increment it in A

9-13 Insert a No-op instruction between the two instructions in the example of Problem 9-12 (2 bove).


9-14 Add Rato R3 101 Branch to 104 102 Increment RI 103 104 Store RI 9-15 Use example of Problem 9-14.


101 Branch to 105 I A E 101 Branch to 105 IAE 102 Add R2 to R3 103 No-operation INCR Went RI store RI 105 9-16 (2) There are 40 product terms in each inner product, 402=1,600 inner products must be evaluated, one for each element of the product matrix.  $(6) 40^3 - 64,000$ 9-17 8+60+4=72 clock cycles for each inner product. There are 602 3600 inner products. Product matrix takes 3600 x72 = 259,200 clock eyeles to evaluate,

9-18
memory array 1 use addresses: 0, 4, 8, 12, ..., 1020.
Array 2: 1, 5, 9, 13, ..., 1021; Array 3: 2, 6, 10, ..., 1022.
Array 4: 3, 7, 11, ..., 1023.

 $\frac{9-19}{250\times10^{9}} = 2,500 \text{ sec} = 41.67 \text{ minutes}$ 

Divide the 400 operations into each of the four processors, Processing time is: 400 ×40 = 4,000 nsec Using a single pipeline, processing line is = 400×10=4000 nsec





 $2^{6}-1=63$ , Ove flow if sum greater than [63] (a) (+45)+(+31)=76 (1) (3) (7) = Path. AVF=1 (b) (-31)+(-45)=-76 (1) (3) (7) AVF=1 (c) (+45)-(+31)=14. (2) (6) (9) (10) AVF=0 (d) (+45)-(+45)=0 (2) (6) (9) (11) AVF=0 (e) (-31)-(+45)=-76 (2) (5) (7) AVF=1

(a) 
$$+35 O 100011$$
 (b)  $-35 I 011101$   
 $+40 O 101000$   $-40 I 011000$   
 $+75 I 001011$   $-70 I 0110101$   
 $F=0 = I$  Carries  $-F=1 = 0$   
 $F \oplus E = I$ ; overflow  $F \oplus E = I$ ; cveflow

10	) <u>-4</u> (a)	(P)	(C)
Case	operation in sign-magnitude	operation in sign-a's complement	required result in sign-2's complement
1.	(+ X) + (+Y)	(O+X)+(O+Y)	0+(X+Y)
2.	(+x) + (-Y)	$(0+X)+2^{k}+(2^{k}Y)$	$0+(x-y)$ if $x \ge y$ $2^{k}+2^{k}-(y-x)$ if $x< y$
3.	(-X) + (+Y)	$2^{k}+(2^{k}-X)+(0+Y)$	0+(Y-x) if Y>X
4.	(-x)+(-Y)	(2 <sup>k</sup> +2 <sup>k</sup> -x)+(2 <sup>k</sup> +2 <sup>k</sup> -Y)	$2^{k}+2^{k}-(x-y)$ if $y< x$ $2^{k}+2^{k}-(x+y)$


It is necessary to show that the operations in column (b) produce the results listed in column (c).

case 1. column (b) = colum(c)

case 2. If  $X \ge \gamma$  then  $(x-\gamma) \ge 0$  and consists of k bits. Operation in column (b) gives:  $2^{2k} + (x-\gamma)$ . Discard carry  $2^{2k} \ge 2^n$  to get  $0 + (x-\gamma)$  as in column (c) If  $x < \gamma$  then  $(\gamma - x) > 0$ . Operation gives  $2^k + 2^k - (\gamma - x)$  as in column (c).

case 3. is the same as case 2 with X and Y reversed case 4. Operation in column (b) gives:  $2^{2k}+2^k+2^k-(x-Y)$ .

Discard carry  $2^{2k}=2^n$  to obtain result of (c):  $2^k+(2^k-x-Y)$ 



Boolean function for circuit: V=TsBsAs+TsBsAs Transfer Augend sign into Ts.
Then add: AC = AC + BR
As will have sign of SUM.

Truth Table for combin. circuit

Ts	85	As	V	
0000	0011	0 - 0 -	0 0 0	change of sign quantities subtracted
	0011	0-0-	00-0	change of sign

10-6 (2)

$$-9 | 0110$$
  
 $-6 | 1001$   
 $-15 | 0 | 1111$   
 $F=1 = 0 \leftarrow Carries$ 


Add end around carry F as needed in signed-1's complement addition:

$$\frac{01111}{10000} = -15$$

EDF=1 but there should

be no overflow since result is -15-

(b) The procedure  $V \leftarrow E \oplus F$  is valid for is complement numbers provided we check the result 0 1111...11 when V=1. Algorithm—Add As A



10-7 Add algorithm flowchart is shown above (Prob. 10-66)

10-8 Maximum value of numbers is MI. It is necessary to show that maximumum product is less than or equal to rail. Maximum product is:  $(r^{n})(r^{n}) = r^{2n} 2r^{n} + 1 \leq r^{2n}$ which gives: 2 \ 2rn or 1 \ rn This is always true since r=2 and n=1 31 × 21 = 65/ 10-9 Multiplicand B = 11111 = (31)10 Multiplier in  $Q = \frac{E}{-0} \frac{A}{00000} \frac{Q}{10101} \frac{SC}{101} = Q = (21)_{10}$ Shr EAQ --- 0 11111 Shr EAQ --- 01111 Qu=0, shr EAQ -- 00111 Qn=1, add B -- 100110 100 11010 11101 011 shr EAQ - - - - 01001101110 010 Qn=0, shr EAQ--- 01001 10111 Qn=1, add B-- 101000 001 shr = AQ -- 1010001011 000 (651) in  $\frac{163}{11} = 14 + \frac{9}{11}$  $\frac{10-10(a)}{10-11} = 1110 + \frac{1001}{1011}$ DVF = O B= 1011 B+1=0101 Dividend in AQ \_\_\_\_\_ 1010 shI EAQ - - - - I 0100 0110 add B+1, suppress carry --0101 1001 0117 E=1, set Qn to 1 ---- 1 011 sh! EAQ ---- 1 0010 illò add E+1, suppress carry -0101 111 0111 010 E=1, set Qx to 1---1 shi EAQ - - - - 0 1 1 1 1 1110 0101 add B+1, carry to E - -1111 001 0100 E=1, set Quto 1 -- -1 SHI EAQ-----1001 1110 add B+1, carry to E -0101 1110 E=0, leave Qn=0---0 1110 1011 add B - - - -000 restore remainder - - 1 1001 1110

remainder quotient

$$\frac{10-10(b)}{0011} = 0101 \qquad \beta = 0011 \qquad \overline{3} + 1 = 1101$$

<u> </u>	Α	Q	SC
Dividend in Q, A=0	0000	1111	100
ShI EAQ	0001	1110	
add B+1	1101	<b></b>	
E=0, leave Qn=00	1110	1110	
restore partial remainder - ;	0011		
restore partial remainder - 1	0001		011
sh! EAQ	0011	1100	•
add B+!	1101		
E=1, set Qn to 1 1	0000	1101	010
shi EAQ	0001	1010	
add B+1	1101	<b></b> ,	
E=0, leave Q=00	1110	1010	
2dd B	0011		
restore Partial remainder1	0001		001
sh EAQ	0011	0100	
add B+1	1101		
==1, set Qn to 11	0000	0101	000
0-11	remainder	quotient	

A+B+1 performs:  $A+2^n-B=2^n+A-B$ adding B:  $(2^{n}+A-B)+B=2^{n}+A$ remove end-carry 2" to obtain A.

10-12
To correspond with correct result. In general:

$$\frac{A}{B} = Q + \frac{R}{B}$$

Where A is dividend, Q the quotient and R the remainder. Four possible signs for A and B:

$$\frac{+52}{+5} = +10 + \frac{+2}{+5} = +10.4$$

$$\frac{-52}{+5} = -10 + \frac{-2}{+5} = -10.4$$

$$\frac{+52}{-5} = -10 + \frac{+2}{-5} = -10.4$$

$$\frac{-52}{-5} = +10 + \frac{-2}{-5} = +10.4$$


The sign of the remainder (2) must be same as sign of dividend (52).

Add one more stage to Fig. 10-10 with 4 AND gates and a 4-bit adder.

10-14 (a)  $(7.15) \times (+13) = +195 = (0.011.000011)_2$ BR = 0.1111 (+15); BR + 1 = 1.0001 (-15); GR = 0.1101 (+12)

(b)  $(+15) \times (-13) = -195 = (1100 | 11101)_{25}^{25} com 5.$ BR= 0 | 1111 (+15); BR+1=10001 (-15); GR=10011 (-13)

Qu Qui		AC	GR	Quati	SC
	Initial	00000	10011	0	101
10	4	10001			
		10001			
	ashr	11000	11001	1	100
1 1	25h:1-	-11100	01100	1	011
01	Add BR	01111	•	-	
		01011	_	_	210
	ashr	00101	10110	0	010
00	ashr —	00010	1:011	Ũ	001
10	Subtract BR	10001			
		10011	•		
	a shir-	11001	+1101	Į	01 O
		- 195	-		



10-16 The algorithm for square-root is similar to division with the radicand being equivalent to the dividend and a "test value" being equivalent to the divisor.

Let A be the radicand, a the square-root, and

R the renainder such that  $Q^2 + R = A$  or:

JA = Q and a remainder

General coments:

1. For k bits in A (keven), a will have 1/2 bits: Q = 9,9293...94/2

2. The first test value is 01

The second test value is 19,01

The third test value is 009,9201

The fourth test value is 0009,929301 etc.

3. Mark the bits of A in groups of two starting from left.

4. The procedure is similar to the division restoring method as shown in the following example:

 $\frac{92}{1}$   $\frac{93}{0}$   $\frac{94}{1}$  = Q = 13V10 10 10 01 = A = 169 subtract first test value of Answer positive; let 9,=1 bring down next pair 0110 subtract second test value 09,01 0101 answer positive; let 92=1 0001 bring down next pair 000110 001101 subjract third test value 009,9,01 negative answer negative; let 93=0 000110 restore partial remainder 000 110 01 bring down next pair 000 110 01 subtract fourth test value 0009,929301 Remainder = 00000 auswer positive (zero); let 94=1

10-17 (a) e = exponent e+64 = biased exponent

(b) The biased exponent follows the same algorithm as a magnitude comparator See Sec. 9-2


(e) 
$$(e_1 + 64) + (e_2 + 64) = (e_1 + e_2 + 64) + 64$$
  
subtract 64 to obtain biased exponent sum


(d)  $(e_1+64)-(e_2-64)=e_1+e_2$ add 64 to obtain biased exponent difference,

10-18


(a) 
$$AC = A_5 A_1 A_2 A_3 ... A_n$$
  
 $BS = B_5 B_1 B_2 B_3 ... B_n$ 

If signs are unlike - the one with a O (plus) is larger. If signs are alike - both numbers are either positive or negative





10-21 Lei "e" be a flip-flop that holds end-carry after exponent addition,



10-22

when 2 numbers of n bits each are multiplied, the product is no more than 2n bits long - see Prob. 9-7.


 $\frac{10-23}{\text{divisor}} \frac{\text{dividend}}{\text{divisor}} A = 0.1 \times \times \times \text{ where } x = 0,1$ 

(a) If A<B then after shift we have A=1. xxxx and 1st quotient bit is 21.

(6) if AZB, dividend alignment results in A=0.01xxxx then after the left shift A>B and first quotient bit =1.

$$\frac{10-24}{\text{dividend}} = \frac{\text{n-1 bits}}{\text{-1xxxx} * 2^{e_1}} = \cdot 13333 * 2^{e_1-e_2} + \frac{\text{-00000 rrrr}}{\text{-1yyyy} * 2^{e_2}} = \cdot 13333 * 2^{e_1-e_2} + \frac{\text{-01yyyy}}{\text{-1yyyy} * 2^{e_2}}$$

Remainder bits rrrrr have a binary-point (n-1) bits to the left.



10-25

(a) When the exponents are added or incremented

(b) When the exponents are subtracted or decremented

(c) Check end-carry after addition and carry after increment or decrement.

10-26

Assume integer mantissa of n-1=5 bits (excluding sign)

(2) Product: A Q XXXXX \*28

Product in AC: xxxxx. +28+5 Linary-point for integer

(b) Single precision normalized dividend: xxxxx \* 23 Dividend in AQ: A Q xxxxx 00000. # 23-5

Neglect Be and Ae from Fig. 10-14. Apply carry directly to E.

$$d \cdot (8_8 8_4 8_5 8_1) = \Sigma(10, 11, 12, 13, 14, 15)$$
  
are don't-care conditions


10-31 dec	Z. uncorrected	corrected corrected
0	0110	0011
· ·	0111	0100
2	1000	0101
3	1001	0110

1010

0111

456789


dec	Z uncorrected	corrected
10123456789	1 0001 1 0001 1 0001 1 0100 1 0100 1 0001 1 1001 cted = outi	1010101010110011100
Incorre	clear built	




10-32. The excess-3 code is self-complementing code. Therefore, to get 9's complement we need to-complement each bit.

$$M=0$$
 for  $x=B$   
 $M=1$  for  $x=9$ 's comp, of  $B$   
 $M=1$   $A=1$   $A=1$   $A=1$ 

M	Βi	$  \chi_l = B_l \oplus M$
00	0	$\begin{cases} O \\ 1 \end{cases} x_i = 8i$
ì	0	1 1 2
1	]	$o \} x_i = B_i$





Algorithm is simalar to flow chart of Fig. 10-2

$$\frac{10-35}{32} = 52 + \frac{16}{32}$$

$$B = 032$$
  
 $B+1 = 968$  (10's comp.)

initial 
$$\frac{E}{0} \frac{Ae}{16} \frac{A}{80} \frac{Q}{2}$$
 dshl  $\frac{G}{0} \frac{1}{16} \frac{Ae}{80} \frac{A}{16} \frac{Q}{80} \frac{SC}{2}$  add  $\frac{B}{1} \frac{1}{16} \frac{1}{16} \frac{1}{16} \frac{1}{16} \frac{1}{16} \frac{Q}{16} \frac{SC}{16} \frac{Q}{16} \frac{1}{16} \frac{Q}{16} \frac{SC}{16} \frac{Q}{16} \frac{Q$ 

- (a) At the termination of multiplication we shift right the content of A to get zero in Ae.
- (b) At the termination of division, B is added to the negative difference. The negative difference is in 10's complement so Ae = 9. Adding Be = 0 to Ae = 9 produces a carry and makes Ae = 0.

10-37

change the symbols as defined in Table 10-1 and use same algorithms as in Sec. 10-4 but with multiplication and division of mantissas as in Sec. 10-5.

### CHAPTER 11

$$\frac{11-1}{12} = \frac{A_7 - A_2}{000011} = \frac{A_1 A_0}{00}$$

$$13 = 000011 = 01$$

$$14 = 000011 = 0$$

$$15 = \frac{000011}{15} = \frac{11}{15}$$

$$70 = \frac{11}{15} = \frac{11}{15}$$

$$RS0 = A_0$$

11-2

Interface	Port A	Port B	Control Reg	Status Reg
#1	1000 0000	10000001	10000010	10000011
2	0100.0000	01000001	0100 0010	01000011
3	0010 0000	00100001	0010 0010	00100011
4	00010000	00010001	0001000	00010011
5	00001000	00001001	00001010	00001011
6	00000100	00000101	00000110	00000111


11-3


Character printer; Line printer; Laser printer; Digital pholler; Graphic display; Voice output; Digital to analog converter; Instrument indicator.

11-5 See text discussion in See, 11-2,

11-6

- (a) Status command-Checks status of flag bit,
- (b) Control command Moves magnetic head in disk.
- (c) Status command Cheks if device power is on,
- (d) Control command Moves paper position,
- (e) Data input command Reads Value of a register





11-10 Output flag to indicate when transmitter register is empty.

2. Input flag to indicate when receiver register is full.

3. Enable interrupt if any flag is set.

4. Parity error; (5) Framing error; (6) Overrun error.

10 bits: Start bit + 7 ASCIII + parity + stop bit. From Table 11-1 ASCII W = 1010111 with even parity = 11010111 with start and stop bits = 1110101110


$$\frac{11-12}{(a)} \frac{1200}{8} = 150 \text{ characters per second (cps)}$$

$$\frac{(b)}{11} \frac{1200}{11} = 109 \text{ eps}$$

$$\frac{(c)}{10} \frac{1200}{10} = 120 \text{ eps}$$

$$\frac{11-13}{(a)} \frac{k \text{ bytes}}{(m-n) \text{ bytes/sec}} = \frac{k}{m-n} \text{ see.}$$

Initial 
$$F=0011$$
 Output  $\leftarrow R4$ 
After delete=1  $F=0010$ 
After delete=0  $F=0001$  R4 $\leftarrow R3$ 
After insert=1  $F=1001$  R1 $\leftarrow$  Input
(Insert goes to 0)  $F=0101$  R2 $\leftarrow$ R1
 $F=0011$  R3 $\leftarrow$ R2




Flag = 0 if data register full (After CPU writes data)

Flag = 1 if data register empty (After the transfer to device)

When flag goes to 0, enable "Data ready" and place
clata on I/O bus. When "Acknowledge" is enabled, set


The flag to 1 and disable "ready" handshake line.




11-18 See text Section 11-4.

If an interrupt is recognized in the middle of an instruction execution, it is necessary to save all the information from control registers in addition to processor registers. The state of the CPU to be saved is more complex.

11-20	Device 1	Device 2
(1) Initially, device 2 sends an interrupt regrest:	PI=0; PO=0; RF=0	PI=0; PO=0; RF=1
(2) Before CPU responds with	,	
acknowledge, device I sends interrupt request:		PI=0; PO=0; FF=1
(3) After CPU sends an acknowled	98, PJ=1: PD=0; RF=1	PI=0; PO=0; RF=1
device I has priority:	VAD enable=1	VAD enable = 0





Same as Fig. 11-14. Needs 8 AND gates and av 8x3 decodor.

	Ì	į	_	2	Ц
--	---	---	---	---	---

	t	1		
10112 13 44 Is It In	1 X/3	IST	(P)	
$1 \times \times \times \times \times \times \times$	000	1	Binary	hexadecival
01 × × × × × ×	001	1	1010 0000	AO.
OOTXXXXX		1		A4
0001 X X X X			10100100	,
00001 x x X			10101000	A8
000001 XX			10101100	AC
0000001X		!	10110000	ВО
00000001	1111	1	101 101 00	B4
00000000	XXX	0	101 11 000	BB
				B.C.
•			101 11100	5

11-25

76 = (01001100)2 Replace the six 0's by 010011, xy

11-26

Set the mask bit belonging to the interrupt source so it can interrupt again. At the beginning of the service routine, check the value. of the return address in the stack. If it is an address within the source service program, then the same source has interrupted again while being serviced,

11-21

The service routine checks the flags in sequence to determine which one is set, The first flag that is cheeked has the highest priority level. The priority level of the other sources corresponds to the order in which the flags are checked.

When the CPU communicates with the DMA controller, the read and write lines are used as inputs from the CPU to the DMA controller.

When the DMA controller communicates with memory, the read and write lines are used as outputs from the DMA to memory.

11-28

(a) CPU initiates DMA by Transferring: 1230 to the DMA address register. Bits to the control register to specify a write operation.

(b) 1. I/o device sends 2 "DMA request."

a. DMA sends BR (bus request) to CPU.

3. CPU responds with a BG (bus grant).

4. Contents of DMA address register are placed in address bus.

5. DMA sends "DMA acknowledge" to I/o device and enables the write control line to memory,


6. Data word is placed on data bus by I/O device.

7. Inrement DMA address register by 1 and Decrement DMA word count register by 1

8. Repeat steps 4-7 for each data word transferred

every 1/2400 = 416.6 µsec. Two characters of 8 bits each are packed into a 16-bit word every 2 x 416.6= = 833, 3 µsec. The CPU is slowed down by no more than (1/833,3) × 100 = 0.12 %.

The CPU can wait to fetch instructions and data from memory without any damage occurring except loss of time. DMA usually transfers data from a device that cannot be stopped since information continues to flow so loss of data may occur.



11-32 There are 26 letters and 10 numerals.  $26 \times 26 + 26 \times 10 = 936$  possible addresses,

The processor transmits the address of the terminal followed by ENQ (enquiry) code popo 0101. The terminal responds with eithe ACK (acknowledge) or NAK (negative acknowledge) or the terminal does not respond during a timeout period. If the processor receives an ACK, it sends a block of text.

11-34
DLE STX DLE DLE ETX DLE DLE ETX

delete delete delete delete

STX DLE ETX

DLE ETX

32-bit text = 0001 0000 1000 0011 0001 0000 1000 0011

11-35
32 bits between two flags; 48 bits including the flags.
11-36

Information to be sent (1023):

After zero insertion, iformation transmitted: 011111111110

Information received after 0s deletion: 0111111111111

 $\frac{12-1}{(2)} \frac{2048}{128} = 16 \text{ chips}$  CHAPTER 12 (b) 2048 = 2" Il lines to address 2048 bytes 128 = 2' 7 lines to address each chis 7 lines to address each chip 4 lines to decoder for selecting 16 chips (C) 4x16 decoder (a) 8 chips are needed with address lines connected in parallel, (b) 16 x 8 = 128 chips. Use 14 address lines (16x = 214) 10 lines specify the chip address 4 lines are decoded into 16 chip-select inputs. 12-3 10 pins for inputs, 4 for chip-select, 8 for outputs, 2 for power. Total of 24 pins. 12-4 4096/128 = 32 RAM Chips; 4096/512=8 ROM chips. 4096 = 212 - There 12 common address lines +1 line to select between RAM and ROM. Address 16151413 1211109 8765 4321
0000-OFFF 0000 <5x32 > xxx xxxx Component RAM 1000-IFFF 000 |  $\frac{1}{3\times8}$  × ×××× ×××× to  $\overline{cs2}$  1 decoder ROM 12-5 RAM 2048/256 = 8 chips; 2048 = 2"; 256=28 ROM 4096/1024 = 4 chips; 4096 = 212; 1024=210 Interface 4 x 4 = 16 registers; 16 = 24 Component Address 16151413 1211 109 8765 4321 

The processor selects the external register with an address 8000 hexadecimal. Each bank of 32x bytes are selected by 2ddresses 0000-7FFF. The processor loads an 8-bit number into the register with a single 1 and 7 O's. Each output of the register selects one of the 8 banks of 32 K bytes through a chip-select input. A memory bank can be changed by changing the number in the register.


10 00 0000 0000 XXXX

ROM 4000-4FFF


Interface 8000-800F

12-8 An eight-track tape reads 8 bits (one character) at the samtime. Transfer rate = 1600 × 120 = 192,000

$$\frac{12-9}{\text{From Sec. } 12-4:} \quad M_{i} = \frac{\pi}{11} \left[ \left( A_{j} \oplus F_{ij} \right) + K_{j} \right]$$




A match occurs if Ti=1 match = MiTi



$$M_{i} = \left( \prod_{j=1}^{N} A_{j} F_{ij} + A_{j} F_{ij} + K_{j} \right) \cdot \left( K_{i} + K_{2} + K_{3} + \dots + K_{n} \right)$$

At least one key bit Ki-must be equal to 1 12-12(c) read CII



A d-bit counter drives a d-to-mline decoder where  $2^d = m$  (m - No. of words in memory). For each count, the Mi bit is checked and if 1, the corresponding read signal for word i is activated.

 $\frac{12-14}{\text{Let}} \quad \chi_{j} = A_{j} F_{ij} + A_{i} F_{ij} \quad (\text{argument bit} = \text{memory word bit})$ 


Output indicator Gi=1 if:

AIFII = 1 and K1 = 1 (First bit in A=1 while Fi1=0)

or if X1A2Fi2=1 and K2=1 (First pair of bits are equal and

second bit in A=1 while Fi2=0)

Gi = (A, Fi, +Ki) (X, A, Fi, +K') (X, X, A, Fi, +K') ... (X, X, ... X, A, Fi, +K')



 $\frac{12-15}{128K=2^{17}}; \quad \text{For a set size of 2, the index address}$ has 10 bits to accomposate  $\frac{2048}{2} = 1024$  words of eache.

(a) 
$$0.9 \times 100 + 0.1 \times 11000 = 90 + 110 = 200$$
 nsec.

12-17 Segvence: ABCDBEDACECE

LRU-Count value = 3210 Initial words = ABCD A C D B C D B E C B E D B is a hit E is a miss D is a hit BEDA A is a miss. EDAC C is a miss DACE E is a hit C is a hit DAEC E is a hit DAC

12-18 64K. +16: 15 bit address; 16-bit data. 2 = 16 bit àduress TAG INDEY = 10 bit czche address. =23in each (c) 26-256 blocks of 4 mords each cache 17-19 (a) radvess space = 24 bils 2 = 16 M words (b) Memory space = 16 bits 216 = 64K words (c) 16M = 8 K pages 64K = 32 blocks 12-20 The pages that are not in main memory are: address that will cause fault Address 2048-3071 2K 3 K 3072 - 4095 5 K 5120-6143 7168 - 8191 1K 12-21 20126140102357 4 Most (b) Pages in Pages in memory Firstin-LRUof FIRD reference ME MOTY Initial 4201 0124 4201 0124 4012 0124 0124 4201 0126 6-40-02357 0126 0126 2016 0261 0126 2016 0126 2614 0146 0164 1246 6140 0146 0164 0146 0164 6401 0146 0146 0146 0164 0146 6410 1246 4102 1642 0124 2346 0123 1023 6423 0235 0235 2345 42\_35 2357 2357. 2357

600AF and FOOAF

#### 12-23

Logical address: 7 bits 5 bits 12 bits = 24 bits | Segment | page | word |

Physical address: 12 bits
Block Word

#### 12-24

Segment 36 = (0100100) = (7-bit binary) Page 15 = (01111) 2 (5-6th binary) Word 2000 = (011111010000), (12-bit Livery) Logical address = 0100100 01111 011111010000 (a4- bit binary)

### CHAPTER 13

13-1

Tightly coupled multiprocessors require that all processes in the system have access to a common global memory. In loosely coupled multiprocessors, the memory is distributed and a mechanism is required to Provide message - passing between the processors. Tightly coupled systems are easier to program. Since musquired systems are required to make shared data available to two or more processors. A loosely coupled system required that sharing of data be implemented by the messages.

13-2


The address assigned to common memory is mover assigned to any of the local memories. The common memory is recognized by its distinct address.


13-3 Pxm switches


13-4 logn stages with n switches in each stage.

Inputs 0,2,4, and 6 will be disconnected from outputs 2 and 3.

13-6







Encoder input
Erroder autput
Decoder input
Decoder output

1935 2425 0110

OI (II has highest priority)

O'O Arbiter 2(I) is acknowledged

13-11

As explained in the text innect output PO from 2 rbiter 4 into input PI of artitle 1. One the live is disabled, he artitle is disabled, he artitle is disabled, he artitle is to release the bus has the lowest pricity.

13-12

Memory access needed to send data from one processor to another must be synchronized with test-and-set instructions. Most of the time would be taken up by unsuccessful test by the receiver. One way to specd the transfer would be to send an interrupt request to the receiving processor.

13-13

- (a) Mutual exclusion implies that each processor claims exclusive control of the resources alocated to it.
- (b) <u>Critical section</u> is a program sequence that must be comptel, executed without interruptions by othe processors.

(Contined in next page)

# 13-13 (Continued)

- (c) Hardware lock is a hardware signal to crivie that a memory read is followed by a memory write without interruption from another processor,
  - (d) <u>Semaphore</u> is a variable that indicates the number of processes attempting to use the critical section.
  - (E) Test 2nd set instruction causes a read-modifywrite memory operation so that the memory location cannot be accessed and michified by another processor.

## 11-14

Cache coherency is defined as the situation in which all cache refres of shared variables in a multiprocessor system have the same value at all times. A snoopy cache controller is a monitoring action that detects a write operation into any cache. The cache coherence problem can be resolved by either updading or invalidating all other cheche values of the written information.