BLG222E Computer Organization Recitation 2

Spring 2024

23.05.2024

QUESTION 1-a


(a) In accord with the given CPU organization, implement memory subtract (MES) that subtracts the value of AC register from the given address at the memory, and write the result to the next address:


$$M[EA + 1] \leftarrow M[EA] - AC$$

Assume that the opcode for MES is 0100.

Ignore fetch and decode cycles and assume that the effective address is already in AR register (i.e. ignore indirect addressing mode).

Write a micro-program that will implement MES instruction. Use the microinstruction format that is given in Figure 1, and mapping algorithm given in Figure 2.





F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field AD: Address field

F1	Microoperation	Symbol	
000	None	NOP	1
001	AC +AC + DR	ADD	1
010	AC ←- 0	CLRAC	1
011	AC -AC+1	INCAC	1
100	AC ← DR	DRTAC	1.
101	AR - DR(0-10)	DRTAR	1
110	AR ← PC	PCTAR	1.
111	MIARI ← DR	WRITE	1

F2	Microoperation	Symbol
000	None	NOP
001	AC ←AC - DR	SUB
010	AC ←AC ∨DR	OR
011	AC ←AC ∧DR	AND
100	$DR \leftarrow M[AR]$	READ
101	DR ← AC	ACTOR
110	DR ← DR + 1	INCDR
111	DR(0-10) ← PC	PCTDR

F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR
010	$AC \leftarrow AC'$	COM
011	AC ← shl AC	SH'L
100	AC ←shr AC	SHR
101	PC ←PC +1	INCPC
110	PC ← AR	ARTPC
111	AR ← AR + 1	INCAR

Figure 1: Microinstruction format and microoperations.

0	4-bit opcode	0	0
Figu	re 2. Manning	algori	thm


SOLUTION 1-a


$$M[EA + 1] \leftarrow M[EA] - AC$$

$$DR \leftarrow M[AR], AC \leftarrow AC'$$
 $AC \leftarrow AC + 1, AR \leftarrow AR + 1$ 2's complement of AC
 $AC \leftarrow AC + DR$

 $DR \leftarrow AC$

 $M[AR] \leftarrow DR$





F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field AD: Address field

F1	Microoperation	Symbol	F2	Microoperation	Symbol
000	None	NOP	000	None	NOP
001	AC + AC + DR	ADD	001	AC ←AC - DR	SUB
010	AC +- 0	CLRAC	010	AC ←AC ∨DR	OR
011	AC +AC+1	INCAC	011	AC ←AC ∧DR	AND
100	AC - DR	DRTAC	100	$DR \leftarrow M[AR]$	READ
101	AR ← DR(0-10)	DRTAR	101	DR ← AC	ACTOR
110	AR ← PC	PCTAR	110	DR ← DR + 1	INCDR
111	$M[AR] \leftarrow DR$	WRITE	111	DR(0-10) ← PC	PCTDR

Эу	mbol
NC	P
XC	OR
CC	MC
Sh	'L
SH	113
IN	CPC
AF	RTPC
11	ICAR

Figure 1: Microinstruction format and microoperations.

	0	4-b	it opcode	0	0	
1	Figu	re 2:	Mapping	algori	thm	١.

SOLUTION 1-a

$$00100000 = 16 (decimal)$$

ORG 16

MES: READ, COM U JMP NEXT

INCAC, INCAR U JMP NEXT

ADD U JMP NEXT

ACTDR U JMP NEXT

WRITE U JMP FETCH


 $DR \leftarrow M[AR], AC \leftarrow AC'$


 $AC \leftarrow AC + 1, AR \leftarrow AR + 1$

 $AC \leftarrow AC + DR$

 $DR \leftarrow AC$

 $M[AR] \leftarrow DR$





F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field AD: Address field

F1	Microoperation	Symbol	F2	Microoperation	Symbol
000	None	NOP	000	None	NOP
001	AC +AC + DR	ADD	001	AC ←AC - DR	SUB
010	AC +- 0	CLRAC	010	AC ←AC ∨DR	OR
011	AC +AC+1	INCAC	011	AC ←AC ∧DR	AND
100	AC - DR	DRTAC	100	$DR \leftarrow M[AR]$	READ
101	AR ← DR(0-10)	DRTAR	101	DR ← AC	ACTOR
110	AR ← PC	PCTAR	110	DR ← DR + 1	INCDR
111	$M[AR] \leftarrow DR$	WRITE	111	DR(0-10) ← PC	PCTDR

microoperation	Symbol
None	NOP
$AC \leftarrow AC \oplus DR$	XOR
$AC \leftarrow AC'$	COM
AC ← shI AC	SH'L
AC ←shr AC	SHIS
$PC \leftarrow PC + 1$	INCPC
$PC \leftarrow AR$	ARTPC
$AR \leftarrow AR + 1$	INCAR
	$AC \leftarrow AC \oplus DR$ $AC \leftarrow AC'$ $AC \leftarrow shl AC$ $AC \leftarrow shr AC$ $PC \leftarrow PC + 1$ $PC \leftarrow AR$

Figure 1: Microinstruction format and microoperations.

1	0	4	0	0		
F	Figu	ire	2:	Mapping	algori	ithm.

QUESTION 1-b

(b) Convert your micro-program from part (a) into machine codes using codes that are given in Figures 1 and 3.

	3	3	3	2	2	7
Γ	F1	F2	F3	CD	BR	AD

F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field AD: Address field

F1	Microoperation	Symbol	
000	None	NOP	
001	AC +AC + DR	ADD	
010	AC +- 0	CLRAC	
011	AC +AC+1	INCAC	
100	AC - DR	DRTAC	
101	AR ← DR(0-10)	DRTAR	
110	AR ← PC	PCTAR	
111	$M[AR] \leftarrow DR$	WRITE	

F2	Microoperation	Symbol
000	None	NOP
001	AC ←AC - DR	SUB
010	AC ←AC ∨DR	OR
011	AC ←AC ∧DR	AND
100	$DR \leftarrow M[AR]$	READ
101	DR ← AC	ACTOR
110	DR ← DR + 1	INCDR
111	DR(0-10) ← PC	PCTDR

٦	F3	Microoperation	Symbol	
1	000	None	NOP	
1	001	$AC \leftarrow AC \oplus DR$	XOR	
1	010	AC ←AC'	COM	
1	011	AC ← shl AC	SHL	
	100	AC ←shr AC	SHR	
	101	PC ←PC +1	INCPC	
	110	PC ← AR	ARTPC	
	111	AR ← AR + 1	INCAR	
		·		_

Figure 1: Microinstruction format and microoperations.

0 4-bit opcode 0 0

Figure 2: Mapping algorithm.

CD	Condition	Symbol	Comments
00	Always = 1	1 0	Unconditional branch
01	DR(15)	1 1	indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

	BR	Symbol	Function	
	00	JMP	CAR ← AD if condition = 1	
,			CAR ← CAR + 1 if condition = 0	
1	01	CALL	CAR ← AD, SBR ← CAR + 1 if condition = 1	
1			CAR ← CAR + 1 if condition = 0	
ı	10	RET	CAR ← SBR (Return from subroutine)	
١	11	MAP	CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0	

Figure 3: Codes for conditional branches and jumps.

SOLUTION 1-b

Index	Address (7)	F1 (3)	F2 (3)	F3 (3)	CD (2)	BR (2)	AD (7)
1	0 <mark>0100</mark> 00	000	100	010	00	00	0010001
2	0010001	011	000	111	00	00	0010010
3	0010010	001	000	000	00	00	0010011
4	0010011	000	101	000	00	00	0010100
5	0010100	111	000	000	00	00	1000000

3	3	3	2	2	7
F1	F2	F3	CD	BR	AD

F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field AD: Address field

F1	Microoperation	Symbol	F2	Microoperation	Symbol	F3	Microoperation	Symbo
000	None	NOP	000	None	NOP	000	None	NOP
001	AC + AC + DR	ADD	001	AC -AC - DR	SUB	001	AC ← AC ⊕ DR	XOR
010	AC +- 0	CLRAC	010	AC -AC VDR	OR	010	AC ← AC'	COM
011	AC -AC+1	INCAC	011	AC -AC ADR	AND	011	AC ← shi AC	SH'L
100	AC ← DR	DRTAC	100	DR ← M[AR]	READ	100	AC ←shr AC	SHR
101		DRTAR	101	DR←AC	ACTOR	101	PC ← PC +1	INCPC
110	AR ← PC	PCTAR	110	DR ← DR+1	INCDR	110	PC ← AR	ARTPO
111	M[AR] ← DR	WRITE	111	DR(0-10) ← PC	PCTDR	111	AR ← AR+1	INCAR
111	M[AK] ← DK	AAKLIE	111	DK(0-10) 4-FC	FCIDA			

Figure 1: Microinstruction format and microoperations.

0	4	l-b	it opcode	0	0
Figu	re	2:	Mapping	algor	ithm.

			BR	Symbol	Function
			00	JMP	CAR ← AD if condition = 1
Condition	Symbol	Comments	0.1	CALL	CAR ← CAR + 1 if condition = 0 CAR ← AD, SBR ← CAR + 1 if condition = 1
Always = 1 DR(15)	U	Unconditional branch	101	CALL	CAR ← CAR + 1 if condition = 0
AC(15) AC = 0	S	Sign bit of AC Zero value in AC	10	RET MAP	CAR ← SBR (Return from subroutine) CAR(2-5) ← DR(11-14), CAR(0,1,6) ← 0
	Always = 1 DR(15) AC(15)	Always = 1 U DR(15) I AC(15) S	Aiways = 1 U Unconditional branch	Condition Symbol Comments 01 Aiways = 1 U Unconditional branch Indirect address bit AC(15) S Sign bit of AC 10	Condition Symbol Comments 01 CALL

Figure 3: Codes for conditional branches and jumps.


$$DR \leftarrow M[AR], AC \leftarrow AC'$$
 $AC \leftarrow AC + 1, AR \leftarrow AR + 1$
 $AC \leftarrow AC + DR$
 $DR \leftarrow AC$
 $M[AR] \leftarrow DR$

QUESTION 2

Show the content of registers PC, AR, IR, and SC of the basic computer in hexadecimal when the following instruction is fetched from memory and executed.

- The initial content of PC is 1B1.
- The content of memory at address 1B1 is 52FF.
- The content of memory at address 2FF is 0B43.
- The content of memory at address B43 is ODFF.

Show the contents of the registers along with the corresponding RTL statements after the positive transition of each clock pulse using a chart.



Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \land M[AR]$
ADD	D₁	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	AC ← M[AR]
STA	D_3	M[AR] ← AC
BUN	$D_\mathtt{4}^{v}$	PC ← AR
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_{6}^{s}	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC+1$


Time	Microoperation	PC	AR	IR	ı	SC
T0	AR ← PC	1B1	1B1	-	-	1
T1	IR ← M[AR], PC←PC+1	1B2	1B1	52FF	-	2
T2	Decode \leftarrow IR[12-14] AR \leftarrow IR[0-11] I \leftarrow IR[15]	1B2	2FF	52FF	0	3
T3	Nothing	1B2	2FF	52FF	0	4
T4	$M[AR] \leftarrow PC$ $AR \leftarrow AR +1$	1B2	300	52FF	0	5
T4	$PC \leftarrow AR, SC \leftarrow 0$	300	300	52FF	0	0

BSA = Branch and Save Address


Symbol	Operation Decoder	Symbolic Description
AND	D ₀	$AC \leftarrow AC \land M[AR]$
ADD	D₁	$AC \leftarrow AC + M[AR], E \leftarrow C_{out}$
LDA	D_2	$AC \leftarrow M[AR]$
STA	D_3	M[AR] ← AC
BUN	D_4	PC ← AR
BSA	D_5	$M[AR] \leftarrow PC, PC \leftarrow AR + 1$
ISZ	D_6°	$M[AR] \leftarrow M[AR] + 1$, if $M[AR] + 1 = 0$ then $PC \leftarrow PC + 1$

MEMORY			
Address	Content		
1B1	52FF		
:			
2FF	0B43		
B43	0DFF		

PC 1B1



QUESTION 3-a



Consider the instruction 0x1D00. Describe very shortly, what this instruction performs.

Control signals for register files:

FunSel	R_x^+
00	0
01	$R_x + 1$
10	$R_x - 1$
11	I (load)

OutA(B)Sel	OutA(B)	OutCSel	OutC
00	R0	00	PC
01	R1	01	PC
10	R2	10	AR
11	R3	11	SP

Control signals for IR register:

L/\overline{H}	Enable	FunSel	IR+
Φ	0	Φ	IR
1	1	11	$IR(0-7) \leftarrow I$
0	1	11	IR(8-15)←I
Φ	1	00	0
Φ	1	01	IR+1
Φ	1	10	IR-1

Selection signals for MUXA and MUXB:

MUXASel	MuxAOut	MUXBSel	MuxBOut
00	OutALU	00	OutALU
01	Address	01	Φ
10	Memory	10	Memory
11	IR(8-15)	11	IR(8-15)

Instruction format:

For instructions with address reference

IR(15-11): opcode IR(10-9): regsel

IR(8): Addressing Mode

IR(7-0): Address

For instructions without address reference

IR(15-11): opcode IR(10-8): destreg IR(7-5): srcreg1 IR(4-2): srcreg2 IR(1-0): Not used

OPCODE	SYMB	ADDR MODE	DESCRIPTION
0x00	LD	IM, D	Rx ← Value (Value is described in Table
0x01	ST	D	Value ← Rx
0x02	MOV	N/A	DESTREG ← SRCREG1
0x03	PSH	N/A	$M[SP] \leftarrow Rx, SP \leftarrow SP - 1$
0x04	PUL	N/A	$SP \leftarrow SP + 1, Rx \leftarrow M[SP]$
0x05	ADD	N/A	DESTREG ← SRCREG1 + SRCREG2
0x06	SUB	N/A	DESTREG ← SRCREG2 - SRCREG1
0x07	DEC	N/A	DESTREG ← SRCREG1 - 1
0x08	INC	N/A	DESTREG ← SRCREG1 + 1
0x09	AND	N/A	DESTREG ← SRCREG1 AND SRCREG2
0x0A	OR	N/A	DESTREG ← SRCREG1 OR SRCREG2
0x0B	NOT	N/A	DESTREG ← NOT SRCREG1
0x0C	LSL	N/A	DESTREG ← LSL SRCREG1
0x0D	LSR	N/A	DESTREG ← LSR SRCREG1
0x0E	BRA	IM	PC ← Value
0x0F	BEQ	IM	IF Z=1 THEN PC ← Value
0x10	BNE	IM	IF Z=0 THEN PC ← Value
0x11	CALL	IM	$M[SP] \leftarrow PC, SP \leftarrow SP - 1, PC \leftarrow Value$
0x12	RET	N/A	$SP \leftarrow SP + 1, PC \leftarrow M[SP]$

Description of fields in the instruction set:

- 1	
REGSEL	REGISTER
00	RO
01	R1
10	R2
11	R3

DESTREG/SRCREG1/SRCREG2	REGISTER
000	RO
001	R1
010	R2
011	R3
100	PC
101	PC
110	AR
111	SP

ADDRESSING MODE	MODE	SYMB	Value
0	Immediate	IM	ADDRESS Field
1	Direct	D	M[AR]

SOLUTION 3-a

0x1D00 = 0001 1101 0000 0000

Opcode: 0x03 = PSH (no address mode)

Destreg: 101

Srcreg1: 000 → R0

Srcreg2: 000

Not used: 00

Instruction format:

For instructions with address reference

IR(15-11): opcode

IR(10-9): regsel

IR(8): Addressing Mode

IR(7-0): Address

For instructions without address reference

IR(15-11): opcode

IR(10-8): destreg IR(7-5): srcreg1

IR(4-2): srcreg2

IR(1-0): Not used

 $M[SP] \leftarrow R0, SP \leftarrow SP - 1$

Push content of RO to Stack.

OPCODE	SYMB	ADDR MODE	DESCRIPTION
0x00	LD	IM, D	Rx ← Value (Value is described in Table 3)
0x01	ST	D	Value ← Rx
0x02	MOV	N/A	DESTREG ← SRCREG1
0x03	PSH	N/A	$M[SP] \leftarrow Rx, SP \leftarrow SP - 1$
0x04	PUL	N/A	$SP \leftarrow SP + 1, Rx \leftarrow M[SP]$
0x05	ADD	N/A	DESTREG ← SRCREG1 + SRCREG2
0x06	SUB	N/A	DESTREG ← SRCREG2 - SRCREG1
0x07	DEC	N/A	DESTREG ← SRCREG1 - 1
0x08	INC	N/A	DESTREG ← SRCREG1 + 1
0x09	AND	N/A	DESTREG ← SRCREG1 AND SRCREG2
0x0A	OR	N/A	DESTREG ← SRCREG1 OR SRCREG2
0x0B	NOT	N/A	DESTREG ← NOT SRCREG1
0x0C	LSL	N/A	DESTREG ← LSL SRCREG1
0x0D	LSR	N/A	DESTREG ← LSR SRCREG1
0x0E	BRA	IM	PC ← Value
0x0F	BEQ	IM	IF Z=1 THEN PC ← Value
0x10	BNE	IM	IF Z=0 THEN PC ← Value
0x11	CALL	IM	$M[SP] \leftarrow PC, SP \leftarrow SP - 1, PC \leftarrow Value$
0x12	RET	N/A	$SP \leftarrow SP + 1, PC \leftarrow M[SP]$


Description of fields in the instruction set:

REGSEL	REGISTER	
00	RO	
01	R1	
10	R2	
11	R3	

DESTREG/SRCREG1/SRCREG2	REGISTER
000	RO
001	R1
010	R2
011	R3
100	PC
101	PC
110	AR
111	SP

ADDRESSING MODE	MODE	SYMB	Value
0	Immediate	IM	ADDRESS Field
1	Direct	D	M[AR]

QUESTION 3-b



Write the sequence of microoperations using RTL that are required to exececute the instruction given on part a. Specify the values of relevant control signals.

Control signals for register files:

FunSel	R_x^+
00	0
01	$R_x + 1$
10	$R_x - 1$
11	I (load)

OutA(B)Sel	OutA(B)	OutCSel	OutC
00	R0	00	PC
01	R1	01	PC
10	R2	10	AR
11	R3	11	SP

Control signals for IR register:

L/\overline{H}	Enable	FunSel	IR+
Φ	0	Φ	IR
1	1	11	$IR(0-7) \leftarrow I$
0	1	11	$IR(8-15) \leftarrow I$
Φ	1	00	0
Φ	1	01	IR+1
Φ	1	10	IR-1

Selection signals for MUXA and MUXB:

MUXASel	MuxAOut	MUXBSel	MuxBOut
00	OutALU	00	OutALU
01	Address	01	Φ
10	Memory	10	Memory
11	IR(8-15)	11	IR(8-15)

Instruction format:

For instructions with address reference

IR(15-11): opcode IR(10-9): regsel

IR(8): Addressing Mode

IR(7-0): Address

For instructions without address reference

IR(15-11): opcode IR(10-8): destreg IR(7-5): srcreg1 IR(4-2): srcreg2 IR(1-0): Not used

OPCODE	SYMB	ADDR MODE	DESCRIPTION
0x00	LD	IM, D	Rx ← Value (Value is described in Table 3
0x01	ST	D	Value ← Rx
0x02	MOV	N/A	DESTREG ← SRCREG1
0x03	PSH	N/A	$M[SP] \leftarrow Rx, SP \leftarrow SP - 1$
0x04	PUL	N/A	$SP \leftarrow SP + 1, Rx \leftarrow M[SP]$
0x05	ADD	N/A	DESTREG ← SRCREG1 + SRCREG2
0x06	SUB	N/A	DESTREG ← SRCREG2 - SRCREG1
0x07	DEC	N/A	DESTREG ← SRCREG1 - 1
0x08	INC	N/A	DESTREG ← SRCREG1 + 1
0x09	AND	N/A	DESTREG ← SRCREG1 AND SRCREG2
0x0A	OR	N/A	DESTREG ← SRCREG1 OR SRCREG2
0x0B	NOT	N/A	DESTREG ← NOT SRCREG1
0x0C	LSL	N/A	DESTREG ← LSL SRCREG1
0x0D	LSR	N/A	DESTREG ← LSR SRCREG1
0x0E	BRA	IM	PC ← Value
0x0F	BEQ	IM	IF Z=1 THEN PC ← Value
0x10	BNE	IM	IF Z=0 THEN PC ← Value
0x11	CALL	IM	$M[SP] \leftarrow PC, SP \leftarrow SP - 1, PC \leftarrow Value$
0x12	RET	N/A	$SP \leftarrow SP + 1, PC \leftarrow M[SP]$

Description of fields in the instruction set:

B oborrhous or			
REGSEL	REGISTER		
00	RO		
01	R1		
10	R2		
11	R3		

DESTREG/SRCREG1/SRCREG2	REGISTER
000	RO
001	R1
010	R2
011	R3
100	PC
101	PC
110	AR
111	SP

ADDRESSING MODE	MODE	SYMB	Value
0	Immediate	IM	ADDRESS Field
1	Direct	D	M[AR]

SOLUTION 3-b

T3D3: M[SP] \leftarrow R0, SP \leftarrow SP – 1, SC \leftarrow 0

$M[SP] \leftarrow R0$:

- OutASel = 00
- FunSelALU = Transfer A
- OutCSel = 11
- MuxBSel = 00
- MemLoad = 1

$$SP \leftarrow SP - 1$$

- FunSel = 10
- RegSel = 111

Control signals for register files:

FunSel	R_x^+
00	0
01	$R_x + 1$
10	$R_x - 1$
11	I (load)

OutA(B)Sel	OutA(B)	OutCSel	OutC
00	R0	00	PC
01	R1	01	PC
10	R2	10	AR
11	R3	11	SP

Control signals for IR register:

L/\overline{H}	Enable	FunSel	IR+
Φ	0	Φ	IR
1	1	11	$IR(0-7) \leftarrow I$
0	1	11	IR(8-15)←I
Φ	1	00	0
Φ	1	01	IR+1
Φ	1	10	IR-1

Selection signals for MUXA and MUXB:


MUXASel	MuxAOut	MUXBSel	MuxBOut
00	OutALU	00	OutALU
01	Address	01	Φ
10	Memory	10	Memory
11	IR(8-15)	11	IR(8-15)

Description of fields in the instruction set:

	REGSEL	REGISTER
	00	RO
ĺ	01	R1
	10	R2
	11	R3

DESTREG/SRCREG1/SRCREG2	REGISTER
000	RO
001	R1
010	R2
011	R3
100	PC
101	PC
110	AR
111	SP

ADDRESSING MODE	MODE	SYMB	Value
0	Immediate	IM	ADDRESS Field
1	Direct	D	M[AR]



QUESTION 4

PSH instruction decrements the value of the stack pointer (SP) by one, and then writes the content of DR into the memory cell whose address is pointed by SP.

PULL instruction loads a value into DR from the memory cell whose address is pointed by SP, and then increments the value of the stack pointer (SP) by one.

For Part D use the following information.

The microinstruction format of the software based control unit is as follows:

3	3	3	2	2	7	
F1	F2	F3	CD	BR	AD	

F1, F2, F3: Microoperation fields CD: Condition for branching

BR: Branch field AD: Address field

The microoperations for fields F1, F2, and F3 are given below:

Write a symbolic microprogram for PSH (Opcode:101) and PULL (Opcode:110) using the information given. Beware of the changed mapping algorithm: $CAR[3 - 5] \leftarrow IR(12 - 14), CAR[0,1,2,6] \leftarrow 0$

There is no need to implement fetch&decode cycles. Just assume that there is subroutine for fetch

(FETCH) available for your convenience that you can branch.

F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE
F2	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$SP \leftarrow SP + 1$	INCSP
011	$SP \leftarrow SP - 1$	DECSP
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR
F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR.
010	$AC \leftarrow AC'$	COM
011	$PC \leftarrow SP$	SP2PC
100	$SP \leftarrow AR$	ARTSP
101	$PC \leftarrow PC + 1$	INCPC
110	$PC \leftarrow AR$	ARTPC
111	$AR \leftarrow SP$	SPTAR

PSH instruction decrements the value of the stack pointer (SP) by one, and then writes the content of DR into the memory cell whose address is pointed by SP.

PULL instruction loads a value into DR from the memory cell whose address is pointed by SP, and then increments the value of the stack pointer (SP) by one.

$$CAR[3 - 5] \leftarrow IR(12 - 14), CAR[0, 1, 2, 6] \leftarrow 0$$

PUSH: 0101000 = hex(28)

RTL:

Symbolic:

PSH:

ORG 0x28

NOP, DECSP, NOP

NOP, NOP, SPTAR

WRITE, NOP, NOP

T2K5: SP \leftarrow SP - 1

T3K5: AR \leftarrow SP

T4K5: $M[AR] \leftarrow DR$

For Part D use the following information.

The microinstruction format of the software based control unit is as follows:

F1, F2, F3: Microoperation fields CD: Condition for branching

NEXT

NEXT

FETCH

BR: Branch field AD: Address field

The microoperations for fields F1, F2, and F3 are given below:

U

F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE
F2	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$SP \leftarrow SP + 1$	INCSP
011	$SP \leftarrow SP - 1$	DECSP
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR
F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR.
010	$AC \leftarrow AC'$	COM
011	$PC \leftarrow SP$	SP2PC
100	$SP \leftarrow AR$	ARTSP
101	$PC \leftarrow PC + 1$	INCPC
110	$PC \leftarrow AR$	ARTPC
111	$AR \leftarrow SP$	SPTAR

PSH instruction decrements the value of the stack pointer (SP) by one, and then writes the content of DR into the memory cell whose address is pointed by SP.

PULL instruction loads a value into DR from the memory cell whose address is pointed by SP, and then increments the value of the stack pointer (SP) by one.

$$CAR[3 - 5] \leftarrow IR(12 - 14), CAR[0, 1, 2, 6] \leftarrow 0$$

PULL: 0110000 = hex(30)

RTL:

Symbolic:

PULL:

ORG 0x30

NOP, NOP, SPTAR

NOP, READ, NOP

NOP, INCSP, NOP

T2K6: AR \leftarrow SP

T3K6: DR \leftarrow M[AR], SP \leftarrow SP + 1,

For Part D use the following information.

The microinstruction format of the software based control unit is as follows:

F1, F2, F3: Microoperation fields CD: Condition for branching

NEXT

NEXT

FETCH

BR: Branch field AD: Address field

The microoperations for fields F1, F2, and F3 are given below:

F1	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC + DR$	ADD
010	$AC \leftarrow 0$	CLRAC
011	$AC \leftarrow AC + 1$	INCAC
100	$AC \leftarrow DR$	DRTAC
101	$AR \leftarrow DR(0-10)$	DRTAR
110	$AR \leftarrow PC$	PCTAR
111	$M[AR] \leftarrow DR$	WRITE
F2	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC - DR$	SUB
010	$SP \leftarrow SP + 1$	INCSP
011	$SP \leftarrow SP - 1$	DECSP
100	$DR \leftarrow M[AR]$	READ
101	$DR \leftarrow AC$	ACTDR
110	$DR \leftarrow DR + 1$	INCDR
111	$DR(0-10) \leftarrow PC$	PCTDR
F3	Microoperation	Symbol
000	None	NOP
001	$AC \leftarrow AC \oplus DR$	XOR.
010	$AC \leftarrow AC'$	COM
011	$PC \leftarrow SP$	SP2PC
100	$SP \leftarrow AR$	ARTSP
101	$PC \leftarrow PC + 1$	INCPC
110	$PC \leftarrow AR$	ARTPC
111	$AR \leftarrow SP$	SPTAR

QUESTION 5

Write a program for Mano's Basic Computer to perform the same operations as done by the following C code. Specify all the hex codes of instructions. You must write both if and else blocks even if they do not execute. Assume that the program starts at 0x100. Note that uint8_t refers to eight-bit unsigned value.

```
uint8_t *number1 = 0x300;
uint8_t *number2 = 0x350;
uint8_t *number3 = 0x400;

if(*number1 == *number2){
    *number3 = *number2;
}
else{
    *number3 = *number1;
}
*number1 = 0;
*number2 = 0;
```

Table 1: Mano's Basic Computer Instructions

	Hex	Code	
Symbol	1 = 0	I = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	78	00	Clear AC
CLE	74	00	Clear E
CMA	72	00	Complement AC
CME	71	00	Complement E
CIR	7080		Circulate right AC and E
CIL	7040		Circulate left AC and E
INC	7020		Increment AC
SPA	70	10	Skip next instr. if AC is positive
SNA	70	08	Skip next instr. if AC is negative
SZA	70	04	Skip next instr. if AC is zero
SZE	70	02	Skip next instr. if E is zero
HLT	7001		Halt computer
INP	F800		Input character to AC
OUT	F4	00	Output character from AC
SKI	F2	00	Skip on input flag
SKO	F1	00	Skip on output flag
ION	F0	80	Interrupt on
IOF	F0	40	Interrupt off

Table 2: Memory

Content
5
:
8
:
4

```
ORG 100
               ; Starting address of the program
; Load number1 (0x300) into AC
LDA 300
              ; AC = M[300]
             ; Complement AC (to perform subtraction)
CMA
INC
             ; Increment AC (to perform 2's complement)
ADD 350
              ; AC = AC + M[350]
SZA
             ; Skip next instruction if AC is zero
             ; Branch to ELSE if not equal
BUN ELSE
; IF BLOCK: *number3 = *number2
LDA 350
              ; Load value at 0x350 into AC
STA 400
              : Store AC at 0x400
               ; Skip else block
BUN ENDIF
; ELSE BLOCK
                ; Load value at 0x300 into AC
ELSE, LDA 300
STA 400
              : Store AC at 0x400
; Set *number1 = 0
ENDIF, CLA
             ; Clear AC
STA 300
              ; Store 0 at 0x300
; Set *number2 = 0
STA 350
              ; Store 0 at 0x350
HLT
            ; Halt the program
```

Table 1: Mano's Basic Computer Instructions

		Code	
Symbol	1 = 0	I = 1	Description
AND	0xxx	8xxx	AND memory word to AC
ADD	1xxx	9xxx	Add memory word to AC
LDA	2xxx	Axxx	Load AC from memory
STA	3xxx	Bxxx	Store content of AC into memory
BUN	4xxx	Cxxx	Branch unconditionally
BSA	5xxx	Dxxx	Branch and save return address
ISZ	6xxx	Exxx	Increment and skip if zero
CLA	78	00	Clear AC
CLE	74	00	Clear E
CMA	72	00	Complement AC
CME	71	00	Complement E
CIR	70	80	Circulate right AC and E
CIL	70	40	Circulate left AC and E
INC	70	20	Increment AC
SPA	70	10	Skip next instr. if AC is positive
SNA	70	08	Skip next instr. if AC is negative
SZA	70	04	Skip next instr. if AC is zero
SZE	70	02	Skip next instr. if E is zero
HLT	7001		Halt computer
INP	F8	00	Input character to AC
OUT	F4	00	Output character from AC
SKI	F2	00	Skip on input flag
SKO	F1	00	Skip on output flag
ION	F0	80	Interrupt on
IOF	F0	40	Interrupt off

```
uint8_t *number1 = 0x300;
uint8_t *number2 = 0x350;
uint8_t *number3 = 0x400;

if(*number1 == *number2) {
    *number3 = *number2;
}
else{
    *number3 = *number1;
}
*number1 = 0;
*number2 = 0;
```

Table 2: Memory

ddress	Content
0x300	5
:	:
0x350	8
:/	:
0x400	4