


Microprocessor Systems

Res. Assist. M. Alpaslan TAVUKCU tavukcu22@itu.edu.tr 2024




ARM CORTEX MO-PLUS

Introduction

- Arm Cortex-M0-plus
 - Armv6-M Architecture
 - 2-stages Pipeline
 - **Thumb** and Thumb-2 ISA Support
 - Non-maskable Interrupt (NMI) + 1 to 32 physical interrupts
- Keil µVision IDE
 - Programming Languages: C/C++ and Assembly
 - Onboard Arm Simulator
 - Debugging, Logic Analyzer, Source Browser

Core Registers

The processor core registers are:



Memory

Address range	Memory region	Memory type ^a	XNa	Description
0x00000000- 0x1FFFFFF	Code	Normal	-	Executable region for program code. You can also put data here.
0x20000000- 0x3FFFFFF	SRAM	Normal	-	Executable region for data. You can also put code here.
0x40000000- 0x5FFFFFF	Peripheral	Device	XN	External device memory.
0x60000000- 0x9FFFFFF	External RAM	Normal	-	Executable region for data.
0xA0000000- 0xDFFFFFF	External device	Device	XN	External device memory.
0xE0000000- 0xE00FFFFF	Private Peripheral Bus	Strongly- ordered	XN	This region includes the NVIC, System timer, and System Control Block. Only word accesses can be used in this region.
0xE0100000- 0xFFFFFFF	Device	Device	XN	Implementation-specific.

Memory




Figure 1-9. Example memory map of a 4GB memory space. The instruction memory, the data memory, and all peripherals share the same memory address space. The memory map is fixed and contains unused region.

Instruction Set

Operation	Description	Assembler	Cycles
	8-bit immediate	MOVS Rd, # <imm></imm>	1
Mayra	8-bit immediate MOVS Rd, # <imm> Lo to Lo MOVS Rd, Rm Any to Any MOV Rd, Rm Any to PC MOV PC, Rm 3-bit immediate ADDS Rd, Rn, #<imm> All registers Lo ADDS Rd, Rn, Rm Any to Any ADD Rd, Rd, Rm Any to PC ADD PC, PC, Rm 8-bit immediate ADDS Rd, Rd, #<imm> With carry ADCS Rd, Rd, Rm Immediate to SP ADD SP, SP, #<imm> Form address from SP ADD Rd, SP, #<imm> Form address from PC ADR Rd, <label> Lo and Lo SUBS Rd, Rn, Rm 3-bit immediate SUBS Rd, Rn, #<imm> t B-bit immediate SUBS Rd, Rd, #<imm> t B-bit immediate SUBS Rd, Rd, #<imm></imm></imm></imm></label></imm></imm></imm></imm></imm>	1	
Move	Any to Any	MOV Rd, Rm	1
	Any to PC	MOV PC, Rm	3
	3-bit immediate	ADDS Rd, Rn, # <imm></imm>	1
	All registers Lo	ADDS Rd, Rn, Rm	1
	Any to Any	ADD Rd, Rd, Rm	1
	Any to PC	ADD PC, PC, Rm	3
Add	8-bit immediate	ADDS Rd, Rd, # <imm></imm>	1
	With carry	ADCS Rd, Rd, Rm	1
	Immediate to SP	ADD SP, SP, # <imm></imm>	1
	Form address from SP	ADD Rd, SP, # <imm></imm>	1
	Form address from PC	ADR Rd, <label></label>	1
	Lo and Lo	SUBS Rd, Rn, Rm	1
	3-bit immediate	SUBS Rd, Rn, # <imm></imm>	1
Subtract	8-bit immediate	SUBS Rd, Rd, # <imm></imm>	1
	With carry	SBCS Rd, Rd, Rm	1
	Negate	RSBS Rd, Rn, #0	1
Multiply	Multiply	MULS Rd, Rm, Rd	1 or 32 ^a

Operation	Description	Assembler	Cycles
	Compare	CMP Rn, Rm	1
Compare	Negative	CMN Rn, Rm	1
	Immediate	CMP Rn, # <imm></imm>	1
	AND	ANDS Rd, Rd, Rm	1
	Exclusive OR	EORS Rd, Rd, Rm	1
l a sianl	OR ORRS Rd, Rd, Rm	ORRS Rd, Rd, Rm	1
Logical	Bit clear	BICS Rd, Rd, Rm	1
	Bit clear BICS Rd, Rd, Rm Move NOT MVNS Rd, Rm AND test TST Rn, Rm	MVNS Rd, Rm	1
	AND test	TST Rn, Rm	1
	Logical shift left by immediate	LSLS Rd, Rm, # <shift></shift>	1
	Logical shift left by register	CMP Rn, Rm CMN Rn, Rm CMP Rn, # <imm> ANDS Rd, Rd, Rm EORS Rd, Rd, Rm ORRS Rd, Rd, Rm BICS Rd, Rd, Rm MVNS Rd, Rm TST Rn, Rm LSLS Rd, Rd, Rs LSRS Rd, Rd, Rs LSRS Rd, Rd, Rs ASRS Rd, Rm, #<shift: #<shift:<="" asrs="" lsrs="" rd,="" rm,="" rs="" td=""><td>1</td></shift:></imm>	1
CP:&	Logical shift right by immediate	LSRS Rd, Rm, # <shift></shift>	1
Shift	Logical shift right by register	LSRS Rd, Rd, Rs	1
	Arithmetic shift right	ASRS Rd, Rm, # <shift></shift>	1
	Arithmetic shift right by register	ASRS Rd, Rd, Rs	1
Rotate	Rotate right by register	RORS Rd, Rd, Rs	1

Instruction Set

Operation	Description	Assembler	Cycles
	Word, immediate offset	LDR Rd, [Rn, # <imm>] LDRH Rd, [Rn, #<imm> LDRB Rd, [Rn, #<imm> LDR Rd, [Rn, Rm] LDRH Rd, [Rn, Rm] t LDRSH Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm] LDR Rd, <label> LDR Rd, [SP, #<imm>] LDM Rn!, {<loreglist>} LDM Rn, {<loreglist>} STR Rd, [Rn, #<imm>]</imm></loreglist></loreglist></imm></label></imm></imm></imm>	2
	Word, immediate offset Halfword, immediate offset Byte, immediate offset LDR Rd, [Rn, # <immediate #<immediate="" < abel="" [rn,="" byte,="" halfword,="" ldr="" ldrb="" ldrh="" ldrsb="" ldrsh="" offset="" pc-relative="" rd,="" register="" rm]="" signed=""> SP-relative LDR Rd, [SP, #<immediate base="" excluding="" ldm="" multiple,="" offset ="" rn!,="" {<loreglist=""> Multiple, including base LDM Rn, {<loreglist> Word, immediate offset STR Rd, [Rn, #<immediate #<immediate="" [rn,="" halfword,="" offset ="" rd,="" register="" rm]="" rm]<="" str="" strb="" td=""><td>LDRH Rd, [Rn, #<imm>]</imm></td><td>2</td></immediate></loreglist></immediate></immediate>	LDRH Rd, [Rn, # <imm>]</imm>	2
	Byte, immediate offset	LDRB Rd, [Rn, # <imm>]</imm>	2
	Word, register offset	LDR Rd, [Rn, Rm]	2
	Halfword, register offset	LDRH Rd, [Rn, Rm]	2
Load	Signed halfword, register offset	LDRSH Rd, [Rn, Rm]	2
	Signed byte, register offset	LDRSB Rd, [Rn, Rm]	2
	Word, register offset LDR Rd, [Rn, Rm] Halfword, register offset LDRH Rd, [Rn, Rm] Signed halfword, register offset LDRSH Rd, [Rn, Rm] Signed byte, register offset LDRSB Rd, [Rn, Rm] PC-relative LDR Rd, <label> SP-relative LDR Rd, [SP, #<imm>] Multiple, excluding base LDM Rn!, {<loreglist>} Multiple, including base LDM Rn, {<loreglist>} Word, immediate offset STR Rd, [Rn, #<imm>] Halfword, immediate offset STRH Rd, [Rn, #<imm>] Byte, immediate offset STRB Rd, [Rn, #<imm>]</imm></imm></imm></loreglist></loreglist></imm></label>	2	
	SP-relative	ord, register offset d halfword, register offset LDRSH Rd, [Rn, Rm] d byte, register offset LDRSB Rd, [Rn, Rm] lative LDR Rd, < abel> LDR Rd, [SP, # <imm>] ole, excluding base LDM Rn!, {<loreglist>} ole, including base LDM Rn, {<loreglist>} str Rd, [Rn, #<imm>] ord, immediate offset STR Rd, [Rn, #<imm>] STRB Rd, [Rn, #<imm>]</imm></imm></imm></loreglist></loreglist></imm>	2
	LDR Rd, [Rn, # <imm> Influence of the content of the</imm>	LDM Rn!, { <loreglist>}</loreglist>	1+N ^b
	Multiple, including base	LDM Rn, { <loreglist>}</loreglist>	1+N ^b
	Word, immediate offset	STR Rd, [Rn, # <imm>]</imm>	2
	Halfword, immediate offset	STRH Rd, [Rn, # <imm>]</imm>	2
	Byte, immediate offset	LDR Rd, [Rn, # <imm>] LDRH Rd, [Rn, #<imm>] LDRB Rd, [Rn, #<imm>] LDR Rd, [Rn, Rm] LDRH Rd, [Rn, Rm] LDRSH Rd, [Rn, Rm] LDRSB Rd, [Rn, Rm] LDR Rd, <label> LDR Rd, [SP, #<imm>] LDM Rn!, {<loreglist>} LDM Rn, {<loreglist>} STR Rd, [Rn, #<imm>] STRH Rd, [Rn, #<imm>] STRH Rd, [Rn, #<imm>] STRH Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRH Rd, [Rn, Rm] STRB Rd, [Rn, Rm] STRB Rd, [SP, #<imm>]</imm></imm></imm></imm></loreglist></loreglist></imm></label></imm></imm></imm>	2
Ctono	Word, register offset	STR Rd, [Rn, Rm]	2
Store	Word, immediate offset STR Rd, [Rn, # <imm>] Halfword, immediate offset STRH Rd, [Rn, #<imm>] Byte, immediate offset STRB Rd, [Rn, #<imm>] Word, register offset STR Rd, [Rn, Rm] Halfword, register offset STRH Rd, [Rn, Rm]</imm></imm></imm>	2	
		2	
1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	STR Rd, [SP, # <imm>]</imm>	2	
	Multiple	STM Rn!, { <loreglist>}</loreglist>	1+N ^b

Operation	Description	Assembler	Cycle s
	Push	PUSH { <loreglist>}</loreglist>	1+N ^b
Push	Push with link register	PUSH { <loreglist>, LR}</loreglist>	1+N ^b
_	Pop	POP { <loreglist>}</loreglist>	1+N ^b
Pop	Pop and return	PUSH { <loreglist>} PUSH {<loreglist>, LR POP {<loreglist>, PC} B<cc> <label> B <label> BL <label> BX Rm BLX Rm SXTH Rd, Rm SXTB Rd, Rm UXTB Rd, Rm REV Rd, Rm REV Rd, Rm</label></label></label></cc></loreglist></loreglist></loreglist>	4+N ^c
	Conditional	B <cc> <label></label></cc>	1 or 3 ^d
With link		B <label></label>	3
Branch	With link	BL <label></label>	4
Diancii	With exchange	BX Rm	
	With link and exchange	BLX Rm	3
	Signed halfword to word	BX Rm BLX Rm SXTH Rd, Rm SXTB Rd, Rm UXTB Rd, Rm	1
Extend	Signed byte to word	SXTB Rd, Rm	1
	Unsigned byte	PUSH { <loreglist>} r PUSH {<loreglist>, LR POP {<loreglist>, PC} B<cc> <label> B <label> BL <label> BX Rm GE BLX RM Ord SXTH Rd, RM SXTB Rd, RM UXTB Rd, RM REV Rd, RM REV Rd, RM Ord REVSH Rd, RM ORD REVSH Rd, RM ORD REVSH Rd, RM ORD REVSH Rd, RM ORD REVSH Rd, RM SVC #<imm> CPSID i CPSIE i MRS Rd, <specreg></specreg></imm></label></label></label></cc></loreglist></loreglist></loreglist>	1
	Bytes in word	REV Rd, Rm	1
Reverse	Bytes in both halfwords	REV16 Rd, Rm	1
	Signed bottom half word	REVSH Rd, Rm	1
	Supervisor Call	SVC # <imm></imm>	_ e
	Disable interrupts	CPSID i	1
	Enable interrupts	CPSIE i	1
State change	Read special register	MRS Rd, <specreg></specreg>	4
	Write special register	MSR <specreg>, Rn</specreg>	4
	Breakpoint	BKPT # <imm></imm>	_ e

Instruction Set

Operation	Description	Assembler	Cycles
	Send event	SEV	1
	Wait for event	WFE	2f
Hint	Wait for interrupt	WFI	2f
	Yield	YIELD ^g	1
	No operation	NOP	1
	Instruction synchronization	ISB	4
Barriers	Data memory	DMB	4
	Data synchronization	DSB	4

IMPORTANT!

Literals can be expressed as:

- Decimal numbers, for example 123.
- Hexadecimal numbers, for example 0x7B.
- Numbers in any base from 2 to 9, for example 5 204 is a number in base 5.
- Floating point numbers, for example 123.4.
- Boolean values {TRUE} or {FALSE}.
- Single character values enclosed by single quotes, for example 'w'.
- Strings enclosed in double quotes, for example "This is a string".

BRANCH CONDITION CODES

cond	Mnemonic extension	Meaning	Condition flags
0000	EQ	Equal	Z === 1
0001	NE	Not equal	Z == 0
0010	CS a	Carry set	C == 1
0011	CC p	Carry clear	C == 0
0100	MI	Minus, negative	N == 1
0101	PL	Plus, positive or zero	N == 0
0110	VS	Overflow	V == 1
0111	VC	No overflow	V == 0
1000	HI	Unsigned higher	C == 1 and $Z == 0$
1001	LS	Unsigned lower or same	C == 0 or Z == 1
1010	GE	Signed greater than or equal	N == V
1011	LT	Signed less than	N != V
1100	СТ	Signed greater than	Z == 0 and $N == V$
1101	LE	Signed less than or equal	Z == 1 or N != V
1110°	None (AL) ^d	Always (unconditional)	Any

- a. HS (unsigned higher or same) is a synonym for CS.
- b. L0 (unsigned lower) is a synonym for CC.
- c. This value is never encoded in any ARMv6-M Thumb instruction.
- d. AL is an optional mnemonic extension for always.

EX. 01: MOVE & ADD

```
AREA example, CODE, READONLY
       ENTRY
       ALIGN
 main FUNCTION
       EXPORT main
               RO, #10
                                      ; Set up parameters
       MOVS
       MOVS R1, #3
       ADD
              R0, R0, R1
                                      ; R0 = R0 + R1
                                      ; Branch stop
stop
       В
            stop
       ENDFUNC
       END
```

EX. 02: SUBROUTINES

```
AREA example, CODE, READONLY
        ENTRY
        ALIGN
  main
       FUNCTION
        EXPORT
               main
                 RO, #10
        MOVS
                                          ; Set up parameters
               R1, #3
        MOVS
                doadd
                                         : Call subroutine
        BL
                                         ; Branch stop
stop
        В
             stop
doadd
        ADD
                RO, RO, R1
                                         ; Subroutine code
        ВХ
                                         ; Return from subroutine
                LR
                                         ; Finish function
        ENDFUNC
                                         ; Finish assembly file
        END
```

EX. 03: GCD

```
int gcd(int a, int b)
{
    while (a != b)
    {
        if (a > b)
            a = a - b;
        else
            b = b - a;
    }
    return a;
}
```

4

EX. 03: GCD

```
AREA example, CODE, READONLY
                             ; Declare new area
       ENTRY
                                       ; Declare as entry point
                                       ; Ensures that main addresses the following instruction
       ALIGN
                                      ; Enable Debug
 main FUNCTION
                                      ; Make main as global to access from startup file
       EXPORT main
       MOVS
               RO, #48
                                       ; Set up parameters (example values)
       MOVS R1, #18
       BL doGCD
                                        ; Call GCD subroutine
       B stop
                                       ; Branch stop
stop
           R0, R1
                                      ; Compare a and b (R0 and R1)
doGCD
       CMP
           endGCD
       BEQ
                                      ; If they are equal, branch to endGCD
                                       ; If a > b, branch to subtractA
           subtractA
       BGT
           subtractB
                                       ; Else, branch to subtractB
       В
                                        ; a = a - b
              R0, R0, R1
subtractA SUBS
                 doGCD
                                        ; Repeat the loop
         В
                 R1, R1, R0
                                        ; b = b - a
subtractB SUBS
                 doGCD
                                        ; Repeat the loop
         В
                 R0, R0
                                         ; Move the result (GCD) into RO for returning
endGCD
         MOV
                                        : Return from subroutine
         ВX
                 LR
                                       ; Finish function
       ENDFUNC
                                       ; Finish assembly file
       END
```

- Directives are instructions used by the assembler to help automate the assembly process and to improve program readability.
- Important directive for us:
- AREA: instructs the assembler to assemble a new code or data section.
 - Example Usage:
 - AREA Example, CODE, READONLY
 - Example-> name of section
 - Code-> Contains machine instructions.
 - READONLY-> Indicates that this section must not be written to.

- ALIGN: aligns the current location to a specified boundary by padding with zeros or NOP instructions.
 - Example usage:

- DCB: allocates one or more bytes of memory, and defines the initial runtime contents of the memory.
- DCW DCWU: works as DCB for 2 bytes data.
- DCD and DCDU: works as DCB for 4 bytes data.
- DCQ DCQU: works as DCB for 8 bytes data.

```
C_string DCB "C_string",0

data DCW -225,2*number ; number must already be defined data1 DCD 1,5,20

data DCQ -225,2 101
```

EQU: gives a symbolic name to a numeric constant, a register-relative value or a PC-relative value.

```
value1 EQU 2
value2 EQU 0x2215, CODE32
value3 EQU 0x214456, DATA
```

- FUNCTION or PROC: marks the start of a function. PROC is a synonym for FUNCTION. They enable the debug.
- ENDFUNC or ENDP: marks the end of a function. ENDP is a synonym for ENDFUNC.
- END: informs the assembler that it has reached the end of a source file.
- EXPORT or GLOBAL: declares a symbol that can be used by the linker to resolve symbol references in separate object and library files.

- IMPORT and EXTERN: provide the assembler with a name that is not defined in the current assembly.
- ENTRY: declares an entry point to a program.
- **THUMB:** instructs the assembler to interpret subsequent instructions as Thumb instructions, using the UAL syntax.

LDR

- LDR Rd, =const
- LDR Rd, =label


The LDR pseudo-instruction generates the most efficient single instruction for a specific constant:


- If the constant can be constructed with a single MOV instruction, the assembler generates the appropriate instruction.
- If the constant cannot be constructed with a single MOV instruction, the assembler: places the value in a literal pool (a portion of memory embedded in the code to hold constant values) generates an LDR instruction with a program-relative address that reads the constant from the literal pool.


EX: LDR

```
AREA example, CODE, READONLY ; Declare new area
        ENTRY
                                ; Declare as entry point
       ALTGN
                                 ; Ensures main addresses the following instruction
 main FUNCTION
                                 ; Enable Debug
                                 ; Make main as global to access from startup file
        EXPORT main
                                 : Load the address of 'var1' into r0
        LDR R0, =var1
       LDR R1, [R0]
                                ; Load the value at the
                                 ; address in r0 into r1 (0x12345678)
        LDR R2, var1
                                        ; Branch stop
          stop
stop
      DCD 0x12345678
                                        ; Define a 32-bit constant in memory
var1
        ENDFUNC
                                        ; Finish function
        END
                                        ; Finish assembly file
```


DEMO















Adding new assembly file - Step 1







Adding new assembly file – Step 2



Write your code in your assembly file




Configure simulator – Step 1






Configure simulator – Step 2






Configure simulator – Step 3







Build your project to run











Enjoy your new IDE...














If you get this error at the beginning of debugging, you are probably using free mode. Just click Ok and continue your work ©

Refences

- http://www.keil.com/support/man/docs/armasm/
- http://infocenter.arm.com
- http://www.ece.utep.edu/courses/web3376/Directives.html