Introduction to Digital Circuit Design Using Verilog BLG 222E - Computer Organization

T. Tolga Sarı, Kadir Özlem, Tuğba Pamay, Mücahit Altıntaş {sarita, kadir.ozlem, pamay, maltintas}@itu.edu.tr

Istanbul Technical University

February 25, 2022



Outline

- Introduction
- Syntax Details
- 3 Xilinx Vivado Design Suite Instalation
- 4 Vivado Design Suite Usage

Hardware Description Language (HDL)

- Describe hardware using code.
- No need to define what every transistor/gate does when coding.
- Simulate logic before building. Running simulations are quite faster than wiring manually.
- Port previously developed module to another project easily.
- ullet Write parametric units. 8-bit multiplier o 32-bit multiplier.
- Synthesize code into gates and layout (with help of a standard cell library)
- Verilog, VHDL, SystemVerilog...

Field Programmable Gate Array

- After creating the design, it can be ported to the ASIC(application specific integrated circuit) which is a whole different level of design process or, the design can be realized using FPGA(field programmable gate array). Which is quite easier process.
- An FPGA is basically programmable digital circuit and it consists of LUT(look up table) which is basically RAM tied to the multiplexer and programmable routing logic.




Figure 1: Inside of the FPGA.

Verilog

- One of the mainstream HDL.
- Has syntax similar to C programming language → More easier to adapt. Also it needs less typing compared to other languages.
- Allows hardware designer to describe language both at high levels (if-else, for-while, switch-case) and at low levels of abstractions.
- Allows programmers to create macros and functions.

General Module Structure

General Module Structure

- Module Name is basically function name.
- Inside the port list a list of input, inout and output ports which are referenced in other modules.
- Section specifies data objects as registers, memories and wires as well as procedural constructs such as functions and tasks.
- Assignments, logical blocks, initial constructs are given inside the Module Items
- Let's look at an example code for the AND gate.

Simple AND Gate

```
1 module and_gate(i_1, i_2, o);
     // Inputs
     input wire
                          i_1;
     input wire
                           i_2;
4
5
     // Outputs
6
     output wire
                           0;
8
     assign o = i_1 & i_2;
9
 endmodule
```




Figure 2: RTL Schematic of AND Gate Module

Simple AND Gate

- At first, module name and its connections are defined (Line 1).
- Then the connection directions and the data type is defined (Lines 3-7). Here A and B are the inputs of the and _gate and the output will be C.
- wire data type is the most basic data type in Verilog. It can be treated as psychical wires.
- Lastly these wires are connected using assign keyword.

Using a Module Inside Another Module

- We don't need to re-code frequently recurring code parts in HDL. We can use them anywhere of a module given that the connections are correct.
- This will help us to divide the digital design into smaller and less complex parts.
- ullet Also good design on the paper o less headache when coding the hardware.

Using a Module Inside Another Module

- Let's create a digital circuit for D = AB + BC.
- This can be done by either first creating an OR gate and combining them in another module, or realizing this function in another module.
- Both methods will be demonstrated.

```
1 module or_gate(i_1, i_2, o);
     // Inputs
     input wire
                           i_1;
                           i_2;
     input wire
5
     // Outputs
6
     output wire
                           0;
7
8
     assign o = i_1 \mid i_2;
9
 endmodule
```




Figure 3: RTL Schematic of OR Gate Module

```
1 module SOP(A, B, C, D);
2 // Inputs
3 input wire
                        Α;
     input wire
4
                         В;
5
   input wire
                         C ;
6
     // Outputs
7
     output wire
                         D;
8
9
10
     // Intermediate Wires
             wire
                         AB;
11
                         BC:
             wire
12
13
     and_gate AND1(.i_1(A), .i_2(B), .o(AB));
14
     and_gate AND2(.i_1(B), .i_2(C), .o(BC));
15
     or_gate OR1(.i_1(BC), .i_2(AB), .o(D));
16
17 endmodule
```




Figure 4: RTL Schematic of SOP Module

• This can be done by coding the boolean function in one line also:

```
1 module SOP(A, B, C, D);
     // Inputs
   input wire
                         Α;
   input wire
                         B ;
     input wire
                         C;
6
     // Outputs
7
     output wire
                         D;
8
9
     assign D = (A \& B) | (B \& C);
10
 endmodule
```




Figure 5: RTL Schematic of Alternative SOP Module

- So, we created our module. How can we simulate it?
- We need to create a test bench in which we send input signals to our module.
- The test bench code structure is fairly simple and follows the general code structure.
- We basically create a module that has our SOP and applies inputs to this module at specific times.
- The inputs of the uut(unit-under-test) will be data type called reg and the output will be wire data type. reg data type will be discussed later.

```
1 module SOP_test();
      // Test module has no inputs and outputs.
2
               reg
                           a;
3
                           b;
4
               reg
5
               reg
                           С;
6
               wire d;
7
      SOP uut(.A(a), .B(b), .C(c), .D(d));
8
9
      initial begin
10
      // Assign test values and wait 250 time units.
11
          a=0; b=0; c=0; #250;
12
          a=0; b=1; c=0; #250;
13
          a=1; b=0; c=1; #250;
14
          a=1: b=1: c=1: #250:
15
      end
16
17 endmodule
```

Simple Sum of Products Simulation




Figure 6: Simulation Timeline for SOP Test Module

Syntax Outline

- Let's discuss more detailed syntax of the Verilog.
- We will discuss more indept operators.
- Multi bit operands.
- reg data type and initial block.
- Always block

List of Operators

Verilog Operator	Name
&	Bitwise AND
	Bitwise OR
~	Bitwise NOT
^	Bitwise XOR
+	Arithmetic Addition
-	Arithmetic Subtraction
*	Arithmetic Multiply
/	Arithmetic Division
<<	Logical Left Shift
>>	Logical Right Shift
{}	Concatenation

Table 1: Commonly used Verilog Operators.

Multi Bit Data

- Until now, we have only dealt with the 1-bit data.
- Using the multi bit data is fairly simple with the Verilog. Only needed thing is specifying the bit length of the data.
- For example let's look at 32-bit AND gate.

Multi Bit Data

```
module and_gate_32(i_1, i_2, o);
      // Inputs
      input wire [31:0] i_1;
      input wire [31:0] i_2;
4
5
      // Outputs
6
      output wire [31:0] o;
7
8
      assign o = i_1 \& i_2;
9
 endmodule
                           I0[31:0]
                i_1[31:0]
                                   O[31:0]
                                            o[31:0]
                           I1[31:0]
                i_2[31:0]
                             RTL AND
```

Figure 7: RTL Schematic of 32-bit AND Gate Module

Multi Bit Data

• Numbers in Verilog can be specified in many ways. All of them needs bit count and base that is used. Let's look at some examples.

```
// foo and bar are 8-bit numbers.
// All of the things below mean the same thing.
// Which is foo = bar + 153
assign foo = bar + 8'b10011001;
assign foo = bar + 8'b1001_1001;
assign foo = bar + 8'b1001_1001;
assign foo = bar + 8'h99;
assign foo = bar + 8'd153;
...
```

• Let's finish this section by looking at the testbench of the 32-bit and gate.

Testbench for 32-bit AND Gate

```
1 module and_gate_32_test();
      // Test inputs
2
               reg [31:0] A;
3
               reg [31:0] B;
4
5
      // Test outputs
               wire[31:0] C;
6
7
      and_gate_32 uut(.i_1(A), .i_2(B), .o(C));
8
9
      initial begin
10
           A = 32'hFFFFFFFF; B = 32'hFF00FF00; #250;
11
          A = 32'h00000000; B = 32'hFFFFFFF; #250;
12
          A = 32'h555555555; B = 32'hFF00FF00; #250;
13
          A = 32'hFFFFFFFF; B = 32'hFFFF0000; #250;
14
15
      end
16
17 endmodule
```

32-bit AND Gate Simulation




Figure 8: Simulation Timeline for 32-bit AND Gate Module

Bit Values

- Aside from logical high and low, the bits in a variable can take more values in the Verilog.
- The bit can be in high impendence mode, which is donated as 32'dZ for 32-bit data.
- The bit value can be undetermined which is donated as 32'dX for 32-bit data.
- That is why even if we define behaviour for all bit combinations we still have to create a default case(we will discuss switch case in the following slides).

reg Data Type

- reg data type is more capable data type that can be used in more complex code blocks in Verilog.
- It can be used to define flip-flops and other memory elements such as RAM or Cache.
- Unlike its name, using reg data type will not generate flip-flops always.
- Its power lies in the always code blocks.

always Block

- always block consists of 2 parts.
- It has a sensitivity window that determines when the updates in the always block will be applied. For example always block can be sensitive to the falling edge of the clock.
- After defining the sensitivity window, functionality of the always block will be coded.
- In always code block, more high level abstractions(if-else, switch-case) can be used.
- ONLY THE REG DATA TYPE CAN BE UPDATED IN THE ALWAYS BLOCK.

Example Counter

```
reg [31:0] A;
3
      // Simple counter that counts up by using
4
      // ADDER In each positive edge of the clock.
5
      always @(posedge clock)
6
      begin
7
          A \le A + 32'd1;
8
      end
9
10
```

. . .

Example Counter




Figure 9: RTL Schematic of Example Counter

Assignment in Always block

- Two types of assignments can be done in the always block.
- In the last example we saw parallel(<=) assignment. Despite it's name, this assignment **overrides** all of other previous assignments to that variable in that always block.
- The other type of assignment is sequential(=) assignment. With this one we can cascade multiple operations in one always block.
- ONLY ONE TYPE OF ASSIGNMENT CAN BE USED IN THE SAME ALWAYS BLOCK.

Parallel vs Sequential Assignment

```
1
                reg [31:0] A;
2
                reg [31:0] B;
3
4
5
       always @(posedge clock)
       begin
6
           A \le A + 32, d1; // This line will be
7
           A \leftarrow A \leftarrow 2; // Overriden by this line.
8
                              //A = 4A
       end
9
10
11
       always @(posedge clock)
12
       begin
13
           B = B + 32'd1:
14
           B = B << 2;
15
                               //B = 4(B + 1)
       end
16
17
       . . .
```

Parallel vs Sequential Assignment




Figure 10: RTL Schematic of Parallel and Sequential Assignment

Counter With Reset Using If-Else Block

```
1
                reg [31:0] A;
3
       always @(posedge clock or negedge reset)
4
       begin
5
           if(!reset)
                                // Reset is active low.
6
           begin
7
                A <= 32, d0:
8
           end
9
           else
10
           begin
11
                A \le A + 32, d1:
12
           end
13
       end
14
15
```

Counter With Reset Using If-Else Block




Figure 11: RTL Schematic of Counter With Reset Using If-Else Block

Sample FSM using Switch-Case

```
case(state)
1
           2'b00:
                       begin
2
                            A \le 32, d1234;
3
                            state <= 2'b11;
4
                       end
5
           2'b01:
6
                       begin
                            A \le 32, d2222;
7
                            state <=
                                       2'b00:
8
                       end
9
           2'b11 :
                       begin
10
                            A \le 32, d1773;
11
                            state <= 2'b01:
12
                       end
13
           default :
                       begin
14
                            A \le 32, d0000;
15
                            state <= 2'b00;
16
                       end
                                // State can be
17
      endcase
                                   // 2'bXX or 2'bZZ
18
```

Sample FSM using Switch-Case




Figure 12: RTL Schematic of Sample FSM using Switch-Case

Combinational Always Blocks

```
1
               reg [3:0] A;
2
               reg [1:0] B;
3
      // Simple 2-to-4 Decoder.
4
      // * means when any variable in always block
5
      // Changes its value apply always block
6
      always @(*)
7
      begin
8
           case(B)
9
               2,b00: A \le 4,b0001;
10
               2,b01: A \le 4,b0010;
11
               2'b10: A \le 4'b0100:
12
               2'b11: A \le 4'b1000:
13
14
               default: A <= 4'b0000;</pre>
15
           endcase
16
      end
17
18
```

Combinational Always Blocks




Figure 13: RTL Schematic of Combinational Always Blocks

General Rules of Thumb

- Never assign to same variable in different always blocks. Race condition between them almost always create problems.
- Try to seperate your FSM designs into 2 parts. In one of only update
 the state values using always@(posedge clock) and in the other
 calculate rest of the things. Doing this seperation correctly will cause
 less problems when coding.
- You are coding hardware, never forget that. So do not try to do many things in one clock cycle.
- Never use initial blocks in your design files. It is impossible to physically set a bit when module powers up. Set your registers using reset functionality instead.

Example Properly Coded FSM

```
1 module coded_fsm(clock, reset, o);
      input wire
                              clock;
2
      input wire
                             reset;
3
              reg [1:0] state_reg_q;
4
              reg [1:0] state_reg_d;
5
      output reg [7:0] o;
6
      always @(posedge clock or negedge reset) begin
7
          if(!reset)
8
          begin
9
              state_reg_q <= 2'd0;
10
              o <= 8'd0;
11
         end
12
        else
13
          begin
14
              state_reg_q <= state_reg_d;
15
              o <= o + state_reg_q;
16
          end
17
      end
18
```

Example Properly Coded FSM

```
always @(*)
19
      begin
20
           case(state_reg_q)
21
               2'b00: state_reg_d <= 2'b10;
22
               2'b01:
                          state_reg_d <= 2'b00;
23
               2'b10:
                          state_reg_d <= 2'b01;
24
25
               default: state_reg_d <= 2'b00;</pre>
26
           endcase
27
      end
28
29 endmodule
```

Example Properly Coded FSM




Figure 14: RTL Schematic of Example Properly Coded FSM

Creating Clock in the Testbench

```
1 module coded_fsm_tb();
          reg clock;
2
          reg reset;
3
          wire [7:0] out;
4
5
      coded_fsm module_test(clock, reset, out);
6
      initial begin
7
          clock=0; reset=1; #100; //Initiate signals
8
          reset=0: #30:
9
          reset=1; #200;
10
         reset=0; #20;
11
          reset=1; #150;
12
          $finish; //Teminate simulation
13
    end
14
      always begin
15
          clock = ~clock; #25; //Toggle clock signal
16
      end
17
18 endmodule
```

Simulation for Coded FSM




Figure 15: Simulation Timeline for Coded FSM

Example ALU Using Combinational Always Block

```
always @(*)
1
      begin // Example 8-bit ALU
           case(operation)
3
               // Addition
4
               2,b00: o \le A + B;
5
               // Subtraction
6
               2'b01: o \le A - B;
7
               // Circular left shift
8
               2'b10: o \leq \{A[6:0], A[7]\};
9
               // Circular right shift
10
               2'b11: o <= \{A[0], A[7:1]\};
11
12
               default: o <= 8'd0:
13
           endcase
14
      end
15
```

Example ALU Using Combinational Always Block




Figure 16: RTL Schematic of ALU Module

Parametric Modules

- We will generate n-bit ripple carry adder/subtractor.
- First, we need to code a full adder.

```
1 module FA (a, b, cin, s, cout);
     input wire
                        a ;
2
     input wire
                        b;
     input wire
                        cin;
 output wire
                       s;
5
     output wire cout;
6
7
             wire
                     a_xor_b;
8
     assign a_xor_b = a ^ b;
     assign s = a_xor_b ^ cin;
10
     assign cout = (a_xor_b \& cin) | (a \& b);
11
 endmodule
```

FSM Schematic




Figure 17: FSM schematic that is generated.

Parametric Modules

- After coding full adder. We will use these full adders as basic building blocks for the ripple carry adder.
- n-bit ripple carry adder needs n full adders. To parametize this using Verilog, we will use **generate** code block.
- Basically inside generate block, we will create a iterator (called genvar) and use this iterator in a for loop to create our parametized ripple carry adder.

n-bit Ripple Carry Adder

```
1 module RPA_nbit #(parameter n = 4)
                  (a, b, select, s, cout);
2
     input wire [n-1:0]
                                 a:
3
     input wire [n-1:0] b;
4
     // Addition or Substraction
5
     input wire
                                 select;
6
7
     output wire [n-1:0]
8
                                 s;
     output wire
9
                                 cout;
10
     // Will connect carry ports of FAs
11
             wire [n :0]
                                 miniCout;
12
             wire [n-1:0]
13
     // If select=1 in then subtraction happens.
14
```

n-bit Ripple Carry Adder

```
// If select=1 in then subtraction happens.
14
      assign c = (select) ? ~b : b;
15
      assign miniCout[0] = select;
16
      assign cout = miniCout[n];
17
18
19
      generate
20
           genvar x;
           for (x = 0; x < n; x = x + 1) begin: RPAnbit
21
           FA RPA(.a(a[x]),
22
                    .b(c[x]),
23
                    .s(s[x]),
24
                    .cin(miniCout[x]),
25
                    . cout(miniCout[x+1]));
26
           end
27
      endgenerate
28
29 endmodule
```

n-bit Ripple Carry Adder Schematic




Figure 18: 4-bit ripple carry adder.

n-bit Ripple Carry Adder Testbench

```
1 module Test_RPA_nbit;
      parameter N = 8; // Since we parametized RPA
2
                         // Its width can be changed.
3
4
      // Inputs
      reg [N-1:0] a;
5
      reg [N-1:0] b;
6
      reg select;
7
     // Outputs
8
      wire [N-1:0] s;
      wire cout;
10
     // #(.n(N)) overrides the n parameter of
11
      // module to 8 making it 8 bit adder.
12
      RPA nbit \#(.n(N)) uut(.a(a).
13
                               .b(b).
14
                               .select(select),
15
                               .s(s),
16
                               .cout(cout)):
17
```

n-bit Ripple Carry Adder Testbench

```
initial begin
18
          // Initialize Inputs
19
          a = 8'h11; b = 8'h11; select = 0; #100;
20
          a = 8'h31; b = 8'hff; select = 0; #100;
21
          a = 8'h53; b = 8'hac; select = 0; #100;
22
          a = 8'h45; b = 8'hbc; select = 0; #100;
23
          a = 8'h84; b = 8'h22; select = 0; #100;
24
25
          a = 8'h01; b = 8'h0a; select = 1; #100;
26
          a = 8'h0a; b = 8'h0b; select = 1; #100;
27
          a = 8'h0c; b = 8'h0f; select = 1; #100;
28
          a = 8'hff: b = 8'h0f: select = 1: #100:
29
          a = 8'h0f; b = 8'h0a; select = 1; #100;
30
      end
31
32 endmodule
```

Simulation Results of RPA



Figure 19: The module is working as intended.

Vivado Design Suite

- Xilinx is the mainstream FPGA company. Its products are widely used in the industry.
- To program their FPGAs Xilinx first developed ISE Design Platform.
- After version 14.7, Xilinx have created another design platform called Vivado. Which is more versatile and more inline with the industry standards.
- Both of these design platforms have built-in simulators.
- After synthesizing(mapping them to the cells) the design's RC values can be extracted and simulations with propagation delays can be done.




Figure 20: Download proper Xilinx Unified Installer 2017.4 executable file with your operating system from

https://www.xilinx.com/support/download.html

Installation of Xilinx Vivado on Linux

 To install Xilinx Vivado on linux, you can watch the video on url: https://www.youtube.com/watch?v=cQHe651AEaM.




Figure 21: Welcome page. After executable file is double clicked, this page appears.




Figure 22: You should enter your Xilinx account information here. If you don't have any, you must sign up firstly.




Figure 23: After all agreement check boxes are clicked, please click "Next".




Figure 24: At this step, you must select "Vivado HL WebPACK" option.




Figure 25: By selecting minimum configuration, you can decrease download and disc space requirements. Then, you can directly go to the next page.




Figure 26: Be careful about "Disk Space Required" information. According to these information, you can easily change your installation directory in "Installation Options" section.




Figure 27: Your final configurations are listed here. Then, click "Install" button to start installation.




Figure 28: Installation just started.

Using Vivado




Figure 29: Open Vivado, and create a new project.

Using Vivado




Figure 30: Click next.

Using Vivado




Figure 31: Enter project name.




Figure 32: The project will be an RTL project.




Figure 33: Select part as xc7a100tcsg324-1




Figure 34: Click finish.




Figure 35: Add new sources.




Figure 36: At first we will add design sources.




Figure 37: You can add existing files or create a brand new file.




Figure 38: File type will be Verilog.




Figure 39: When creating a file Vivado gives us option to specify inputs and outputs before creation.




Figure 40: Code your module.




Figure 41: Now, we are ready to simulate. We need to create simulation source which will be the testbench.




Figure 42: Simulation file will be Verilog file.




Figure 43: Remember testbench has no I/O.




Figure 44: Code your testbench.



Figure 45: We are now ready to simulate. Click Run simulation and select Behavioral Simulation.




Figure 46: A waveform will be opened. You can see your applied inputs.



Figure 47: To make following waveform easier you can change the radix(base) of the numbers displayed in the waveform.




Figure 48: Waveform numbers are now decimal.



Figure 49: Open eleborated design to see system schematic.




Figure 50: The system schematic.