




BLG 212E Microprocessor Systems 10.10.2022

Quiz #1

- 1. The following questions are according to the memory map given on the side.
 - a) Draw the chip select input of *BIOS*, *Main Memory*, and *Graphics Card* separately using the <u>NAND</u> circuit.
 - b) Fill the following table according to the address input in which the chip selection area will be enabled or disabled.

Address Input	$\overline{CS_{BIOS}}$	$\overline{CS_{Memory}}$	$\overline{CS_{Graphics}}$
0x1023	0	4	4
0xC4B7	4	4	0
0x453F	4	0	4
0x6B20	4	4	1



- 2. Build a memory that spans between \$B000 and \$EFFF with 4Kx8 memory chips for a CPU with 8-bit data bus and 16-bit address bus.
 - a) Calculate the memory address range for all chips.
 - b) How many 4K chips are needed?
 - c) Draw the memory design by showing all necessary connections. (Address bus, Data bus, Chip select signals). Use an address decoder (determine its type) and logic gates (determine their types). Assume the decoder select signal and the memory chip select signals are active high.

Duration: 40 minutes

a)
$$3.05$$
 $0 \times 1000 \Rightarrow 0001 \text{ ados} 0000$
 $0 \times 13FF \Rightarrow 0001 \text{ od } 1111 \text{ 1111}$

