Assignment 3: Structural Model

October 8, 2023

Problem 1: Write testbench for all problems in Assignment 2

1. Problem 1

```
1 module Problem1_tb;
2 reg[0:4] I;
3 wire F;
4 Problem1 p1(F, I[0], I[1], I[2], I[3]);
5 initial begin
6    for(I=0; I<16; I=I+1) begin
7         #5;
8         $display("%t I=%b F=%b", $time, I, F)
9    end
10
11 end
12 endmodule</pre>
```

Listing 1: Problem 1 testbench

Notice how the input I is defined to be 5 bits wide (line 2). This is to prevent the for loop (line 6) looping infinitely. Because if I is only 4bits, the variable itself never exceed 15. This is completely optional, alternatively, you can manually break the simulation at a desire time point, by typing the command "run 100" in the transcript command windows (100 is the duration you want to run, change it to suit the simulation)

The above testbench should output something like following:

```
#
                                 I = 00000
2 #
                              10
                                 I = 00001
                                              F = 1
3 #
                                 I=00010
                                              F = 0
                              20 I=00011
  #
                                 I=00100
6 #
                                 I = 00101
                              35 I=00110
                              40
                                 I = 00111
                                              F = 1
                                 I = 01000
                              45
                              50
                                 I = 01001
10 #
  #
                              55
                                 I = 01010
12 #
                              60
                                 I = 01011
13 #
                              70
                                 I=01101
                                              F = 0
14 #
15 #
                              75
                                 I = 01110
                                              F = 0
                                 I=01111
  #
                              80
                                              F = 0
16
```

Listing 2: Problems 1 Testbench Output

2. 4-to-1 Multiplexer

```
1 module mux4_to_1_tb;
2 reg INO, IN1, IN2, IN3;
3 reg S1, S0;
4 wire OUTPUT;
5 mux4_to_1 mymux(OUTPUT, INO, IN1, IN2, IN3, S1, S0);
6 initial begin
      INO = 1; IN1 = 0; IN2 = 1; IN3 = 0;
      #5 $display("%t INO= %b, IN1= %b, IN2= %b, IN3= %b", $time, INO,IN1,IN2,
     IN3);
      S1 = 0; S0 = 0;
      #5 $display("%t S1 = %b, S0 = %b, OUTPUT = %b", $time, S1, S0, OUTPUT);
10
      S1 = 0; S0 = 1;
11
      #5 $display("%t S1 = %b, S0 = %b, OUTPUT = %b", $time, S1, S0, OUTPUT);
      S1 = 1; S0 = 0;
      #5 $display("%t S1 = %b, S0 = %b, OUTPUT = %b", $time, S1, S0, OUTPUT);
14
      S1 = 1; S0 = 1;
      #5 $display("%t S1 = %b, S0 = %b, OUTPUT = %b", $time, S1, S0, OUTPUT);
17 end
18 endmodule
```

Listing 3: 4-to-1 Multiplexer testbench

```
5 INO= 1, IN1= 0, IN2= 1, IN3= 0
2 # 10 S1 = 0, S0 = 0, OUTPUT = 1
3 # 15 S1 = 0, S0 = 1, OUTPUT = 0
4 # 20 S1 = 1, S0 = 0, OUTPUT = 1
5 # 25 S1 = 1, S0 = 1, OUTPUT = 0
```

Listing 4: 4-to-1 Multiplexer Testbench Output

3. Half Adder

```
1 module half_adder_tb;
2 reg X, Y;
3 wire S, C;
4 half_adder ha(X, Y, S, C);
5 initial begin
      $monitor($time," X= %b, Y=%b, S= %b, C= %b", X, Y, S, C);
8 initial begin
      #0 X=0; Y=0;
9
      #5 X=0; Y=1;
10
      #5 X=1; Y=0;
      #5 X=1; Y=1;
12
13 end
14 endmodule
```

Listing 5: Half Adder testbench

```
1 # 0 X= 0, Y=0, S= 0, C= 0
2 # 5 X= 0, Y=1, S= 1, C= 0
3 # 10 X= 1, Y=0, S= 1, C= 0
4 # 15 X= 1, Y=1, S= 0, C= 1
```

Listing 6: Half Adder Testbench Output

4. Full Adder

```
1 module full_adder_tb;
2 reg X, Y, Ci;
3 wire S, Co;
4 full_adder fa(X, Y, Ci, S, Co);
5 initial begin
      $monitor($time," X= %b, Y=%b, Ci= %b, S= %b, Co= %b", X, Y, Ci, S, Co);
7 end
8 initial begin
      #0 X=0; Y=0; Ci=0;
9
      #5 X=0; Y=0; Ci=1;
      #5 X=0; Y=1; Ci=0;
11
      #5 X=0; Y=1; Ci=1;
      #5 X=1; Y=0; Ci=0;
13
      #5 X=1; Y=0; Ci=1;
14
15
      #5 X=1; Y=1; Ci=0;
      #5 X=1; Y=1; Ci=1;
16
17 end
18 endmodule
```

Listing 7: Full Adder testbench

```
0 X = 0, Y = 0, Ci = 0, S = 0, Co = 0
1 #
                          5 X = 0, Y = 0, Ci = 1, S = 1, Co = 0
2 #
                         10 X = 0, Y = 1, Ci = 0, S = 1, Co = 0
3 #
                         15 X=0, Y=1, Ci=1, S=0, Co=1
4 #
                         20 X = 1, Y = 0, Ci = 0, S = 1, Co = 0
5 #
6 #
                         25 X= 1, Y=0, Ci= 1, S= 0, Co= 1
                         30 X= 1, Y=1, Ci= 0, S= 0, Co= 1
7 #
8 #
                         35 X = 1, Y = 1, Ci = 1, S = 1, Co = 1
```

Listing 8: Full Adder Testbench Output

5. 4-bit Ripple Carry Adder

```
1 module Ripple_Carry_Adder_tb;
2 reg [3:0] X, Y;
з reg Ci;
4 wire [3:0] S;
5 wire Co;
6 Ripple_Carry_Adder RCA(X, Y, Ci, S, Co);
7 initial begin
      $monitor($time," X= %b, Y=%b, Ci= %b, S= %b, Co= %b", X, Y, Ci, S, Co);
9 end
10 initial begin
      \#0 X = 4'd0; Y = 4'd0; Ci = 1'b0;
11
      #5 X = 4'd3; Y = 4'd4;
12
      #5 X = 4'd2; Y = 4'd5;
13
      #5 X = 4'd9; Y = 4'd9;
15
      #5 X = 4'd10; Y = 4'd15;
      #5 X = 4'd10; Y = 4'd5; Ci = 1'b1;
16
17 end
18 endmodule
                       Listing 9: 4-bit Ripple Carry Adder testbench
                         0 X = 0000, Y = 0000, Ci = 0, S = 0000, Co = 0
1 #
                         5 X= 0011, Y=0100, Ci= 0, S= 0111, Co= 0
2
 #
```

```
1 # 0 X= 0000, Y=0000, Ci= 0, S= 0000, Co= 0
2 # 5 X= 0011, Y=0100, Ci= 0, S= 0111, Co= 0
3 # 10 X= 0010, Y=0101, Ci= 0, S= 0111, Co= 0
4 # 15 X= 1001, Y=1001, Ci= 0, S= 0010, Co= 1
5 # 20 X= 1010, Y=1111, Ci= 0, S= 1001, Co= 1
6 # 25 X= 1010, Y=0101, Ci= 1, S= 0000, Co= 1
```

Listing 10: Full Adder Testbench Output

Problem 2: 8-to-3 Encoder and 3-to-8 Decoder

- 1. Construct truth table.
- 2. Determine output function.
- 3. Write Verilog code and testbench for that circuit.




Figure 1: Encoder and Decoder

a. Decoder

i0	i1	i2	y0	y1	y2	y3	y4	y5	y6	y7
0	0	0	1	0	0	0	0	0	0	0
0	0	1	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0
0	1	1	0	0	0	1	0	0	0	0
1	0	0	0	0	0	0	1	0	0	0
1	0	1	0	0	0	0	0	1	0	0
1	1	0	0	0	0	0	0	0	1	0
1	1	1	0	0	0	0	0	0	0	1

Table 1: Decoder 3-to-8 Truth Table

$$\Rightarrow \begin{cases} y0 = i0'i1'i2' \\ y1 = i0'i1'i2 \\ y2 = i0'i1i2' \\ y3 = i0'i1i2 \\ y4 = i0i1'i2' \\ y5 = i0i1'i2 \\ y6 = i0i1i2' \\ y7 = i0i1i2 \end{cases}$$

```
module Decoder_3_to_8 (
    input[0:2] i,
    output[0:7] y

);
and (y[0],i[0],i[1],i[2])

endmodule

Listing 11: Decoder 3-to-8 and testbench
```

Listing 12: Full Adder Testbench Output

b. Encoder

#

#

- 1. Construct truth table.
- 2. Determine output function.
- 3. Write Verilog code and testbench for that circuit.




Figure 2: Flip-flops

NOTE: Using structural model. Flip flops include reset signal.