

A Supply-Noise-Insensitive CMOS PLL With a Voltage Regulator Using DC-DC Capacitive Converter

Chang-Hyeon Lee, *Member, IEEE*, Kelly McClellan, *Member, IEEE*, and John Choma, Jr., *Fellow, IEEE*

Abstract—A 500-MHz supply-noise-insensitive CMOS phase-locked loop (PLL) with a voltage regulator using a capacitive dc–dc converter (VRCC) achieves a jitter level of 30-ps RMS for quiet supply, and 42-ps RMS for 600-mV supply noise, with a locking range of 110 to 850 MHz. The worst-case power supply noise rejection (PSNR) using the VRCC shows –45 dB in the mid-frequency band. The circuit is fabricated in a 0.35- μm 3.3-V standard digital CMOS process and occupies 2.3 mm². The power consumption at 3.3 V including buffer is 42 mW at 500 MHz.

Index Terms—Clock generator, CMOS phase-locked loop, dc–dc capacitive converter, voltage regulator.

I. INTRODUCTION

NUMEROUS papers have recently addressed the problems surrounding the design of a phase-locked loop (PLL) that is nominally insensitive to power supply noise [1]–[7]. The analog performance of a monolithic PLL suffers from noise almost unavoidably induced on power supply lines due to requisite switching of internal digital subcircuits. This supply-line noise appears as pulses having very steep rising and falling edges, and its effect is to change the frequency and phase of the signal produced by the voltage-controlled oscillator (VCO) in the PLL. The resultant phase error generates a transient impulse response that prevails until the PLL corrects the subject error to the extent that its bandwidth permits. Because the effects of switching-induced power supply noise dominate over those incurred by the routine jitter present on an otherwise quiet supply line [2], it is essential to maximize the power supply noise rejection (PSNR) of the VCO used to establish the frequency of the output clock in a PLL [5].

Several authors have addressed the issue of reducing PLL jitter caused by switching-induced power supply line noise. One technique adopts a source follower coupling approach [1], another exploits an active pMOS cascode configuration [4], and several others advocate the use of voltage regulators [5]–[7]. Unfortunately, these contributions still give rise to observable

jitter in the transient response of a PLL because the maximum PSNR recorded in these publications is only –20 dB.

This paper proposes a voltage regulator using a dc–dc capacitive converter (VRCC) to achieve a PSNR in the range of –50 to –40 dB. The VRCC includes a wide bandwidth n-type cascode output stage. Two problems encountered in a cascode topology are diminished headroom and threshold voltage increases precipitated by body effect. A straightforward solution to these problems entails boosting gate voltage, but, unfortunately, boosting techniques using capacitive dc–dc converters introduce switching noise. In this work, minimal converter noise is achieved through both replica biasing of the output stage and the use of passive RC lowpass filters.

Other sources of noise, such as thermal noise and shot noise within the ring-type VCO, can be reduced by optimal scaling of transistors in each delay cell. Moreover, increased PLL bandwidths suppress the performance impact of these noise sources. However, since the switching-induced supply noise has a band-pass frequency domain characteristic, the bandwidth of the PLL must be optimized to ensure acceptable levels of overall noise performance. Accordingly, an analysis of the PLL phase noise response, inclusive of switching noise phenomena, is undertaken. The upshot of this analysis is that adequate supply noise desensitization at reasonable signal frequencies mandates only limited increases in PLL bandwidth, together with substantive suppression of the peak amplitudes of supply line noise.

Section II of this work overviews the deleterious effects of supply noise on PLL performance and describes the proposed supply-noise-insensitive phase-locked loop (SNI-PLL) architecture. Section III gives the circuit diagrams associated with this architecture, while Section IV presents the VRCC circuit implementation in silicon. Experimental results verifying the validity and propriety of the adopted design approach appear in Section V.

II. SNI-PLL ARCHITECTURE

The degree to which the requisite VCO in a PLL is sensitive to power supply noise ultimately determines the achievable performance of a PLL-based clock generator. If the delay cells within the VCO insufficiently reject supply noise, the noise coupled to these cells results in frequency and phase errors than can produce several significantly distorted clock cycles. Since the PLL has a long time constant in comparison to the clock period, many clock cycles are required until the feedback implicit to the PLL is able to correct the frequency and phase errors of the VCO. In

Manuscript received September 26, 2000; revised May 31, 2001.

C.-H. Lee is with the Wireless Communications Division, Conexant Systems, Inc., Newport Beach, CA 92660 USA, and also with the Department of Electrical Engineering–Electrophysics, University of Southern California, Los Angeles, CA 90089 USA (e-mail: leec5@conexant.com).

K. McClellan is with Valence Semiconductor, Irvine, CA 92618 USA (e-mail: kpm@valencesemi.com).

J. Choma, Jr. is with the Department of Electrical Engineering–Electrophysics, University of Southern California, Los Angeles, CA 90089 USA (e-mail: johnc@rcf.usc.edu).

Publisher Item Identifier S 0018-9200(01)08414-1.




Fig. 1. Block diagram of the supply-noise-insensitive phase-locked loop (SNI-PLL) with voltage regulated capacitive converter (VRCC).

the architecture proposed herein, a differential signal flow path, which inherently possesses a low common-mode noise figure, is adopted to achieve the requisite robustness of power supply noise rejection.

Fig. 1 depicts the system level diagram of the SNI-PLL used in a 500-MHz clock generator. The radial frequency ω_i , which is 2π (50 MHz) in this application and serves as the reference frequency for the phase frequency detector (PFD), derives from a quartz oscillator that is not shown in the diagram. The feedback clock signal, of which the radial frequency is indicated as ω_{out} , is compared to the reference clock for phase and frequency differences. The result of this comparison is that the PFD generates pulse signals \overline{UP} and \overline{DW} . These generated signals are applied to the differential charge pump (DCP), whose output port is terminated in a lowpass filter (LF) consisting of a resistance R_1 and two capacitances C_1 and C_2 . In turn, the lowpass filter excites a transconductor, or voltage-to-current converter (V2I), whose output controls a current-controlled oscillator (ICO). The ICO is designed for a wide operating frequency range that extends nominally from 110 to 850 MHz. The frequency divider circuit comprised of the interconnection of the indicated clock buffer, a divider ($1/N$), and a differential-to-single-ended converter (D2S) sets the feedback clock frequency to $1/N$ times the output clock frequency. In this design, $N = 10$.

A. PLL Dynamics

The driving point impedance, say, $Z_{lp}(s)$, of the LF shown in Fig. 1 is

$$Z_{lp}(s) = \frac{1}{s(C_1 + C_2)} \left[\frac{1 + sR_1C_1}{\frac{1+sR_1C_1C_2}{(C_1+C_2)}} \right]. \quad (1)$$

The loop gain $T(s)$ of the PLL follows as

$$\begin{aligned} T(s) &= \left(\frac{I_{cp}}{2\pi N} \right) \left(\frac{K_v}{s} \right) Z_{lp}(s) \\ &= \left(\frac{I_{cp}}{2\pi N} \right) \left[\frac{K_v}{s^2(C_1 + C_2)} \right] \left[\frac{1 + sR_1C_1}{\frac{1+sR_1C_1C_2}{C_1+C_2}} \right] \end{aligned} \quad (2)$$

where I_{cp} is the peak current of the charge pump and K_v , in units of radians/V-s, represents the combined gain of the VCO




Fig. 2. Noise model of the PLL with all relevant noise sources incorporated.

and transconductor. Observe a loop gain double pole at the s -plane origin, a left half plane zero at the frequency

$$\omega_z = \frac{1}{R_1 C_1} \quad (3)$$

and a left half plane pole at the frequency

$$\omega_p = \frac{C_1 + C_2}{R_1 C_1 C_2}. \quad (4)$$

To the extent that $C_1 \gg C_2$, then $\omega_p \gg \omega_z$ and the unity gain frequency ω_u of the loop gain function can be approximated as

$$\omega_u = \frac{K_v R_1 I_{cp}}{2\pi N}. \quad (5)$$

Despite the third-order nature of the loop gain relationship, the corresponding closed loop is stable provided that $\omega_z < \omega_u < \omega_p$, for which $C_1 \gg C_2$ is a necessary condition. In view of the presumption of large ω_p , the characteristic polynomial $1 + T(s)$ of the closed loop approximated as a second-order system provides an undamped natural frequency ω_n and damping factor ζ , given respectively by

$$\omega_n = \sqrt{\omega_u \omega_z} \quad (6)$$

and

$$\zeta = \frac{1}{2} \sqrt{\frac{\omega_u}{\omega_z}}. \quad (7)$$

If the closed loop were to be designed for maximally flat frequency response, $\omega_u = 2\omega_z$, the natural frequency, therefore, is now identical to the closed loop bandwidth, of $\omega_n = \sqrt{2}\omega_z$.

B. PLL Noise Analysis

The PLL noise model, inclusive of supply noise phenomena, is shown in Fig. 2. In the locked condition, the output phase noise θ_{on} of the loop is expressible conceptually as

$$\theta_{on} = \frac{K_v}{s} \left\{ Z_{lp}(s) \left[\frac{I_{cp}}{2\pi} \left(\theta_{in} - \frac{\theta_{on}}{N} - \theta_{fdn} \right) + I_{PDn} \right] + V_{LFn} + H_n(s)V_{ddn} \right\} + \theta_{oscn} \quad (8)$$

where

- θ_{in} output noise of the reference oscillator;
- θ_{oscn} output noise of the controlled oscillator;
- θ_{fdn} noise of the frequency divider (FD);

- I_{PDn} noise attributed to the phase frequency detector and differential charge pump (PFD/DCP);
 V_{ddn} voltage supply line noise;
 $H_n(s)$ transfer function from the power line to the VCO control voltage.

It has been assumed in this analysis that all noise sources are uncorrelated. The resultant mean square output noise can be shown to be

$$\theta_{on}^2(j\omega) = \left| \frac{\frac{T(j\omega)}{N}}{1 + T(j\omega)} \right|^2 \cdot \left[\theta_{in}^2(j\omega) + \theta_{fdn}^2(j\omega) + \left(\frac{2\pi I_{PDn}(j\omega)}{I_{cp}} \right)^2 \right] + \frac{\theta_{oscn}^2(j\omega)}{|1 + T(j\omega)|^2} + \left| \frac{\frac{K_v}{j\omega}}{1 + T(j\omega)} \right|^2 \cdot [V_{LFn}^2(j\omega) + |H_n(j\omega)|^2 V_{ddn}^2(j\omega)] \quad (9)$$

where $T(j\omega)$ derives from the loop gain $T(s)$, given by (2). Note in this expression that the frequency spectrum of the reference oscillator noise and the noise attributed to the PFD/DCP is that of a lowpass filter characteristic. On the other hand, the VCO and supply noise contributions follow highpass and bandpass frequency domain responses. In order to minimize the effects of the noise θ_{oscn} of the VCO, the loop bandwidth must be as wide as possible. Within the loop bandwidth, the in-band noise contributed by the other loop components must therefore be minimized. However, the loop bandwidth should be less than the reference input frequency in order to enable a stable loop that suppresses the spurious frequencies generated by the reference leakage signal. Accordingly, optimal loop design necessarily entails a loop bandwidth tradeoff that achieves low in-band phase noise within the constraint of sufficiently low spurious frequency responses.

The multiorder time-domain equations relating the oscillator control voltage $V_c(t)$ to the net effective power line voltage $V_{dd}(t)$ are deduced from computer-based simulations of the VRCC. These equations comprise the basis for determining the transfer function $H_n(s) = V_c(s)/V_{dd}(S)$, the frequency domain locations of its concomitant poles and zeros, and the resultant contribution of power supply noise to the overall noise properties of the loop. The frequency spectrum of this supply noise, as shown in Fig. 3, has bandpass characteristics and, thus, both the low- and high-frequency noise components are attenuated. The suppression of mid-frequency noise requires a large PLL bandwidth, as well as suitable isolation between parasitic noise coupling and the signal path. The proposed VRCC achieves this requisite isolation with respect to both the control voltage of the loop filter and the power supply of the delay cells implicit to the VCO. By replacing the functional blocks of the PLL with idealized controlled sources, computer-based analyses prescribe that such isolation, as well as transient response and loop stability, are optimized to first order by selecting ω_u in (5) and ζ in (7) to be 1.1 and 1.5 MHz, respectively.




Fig. 3. Supply noise sensitivity of the SNI-PLL, with and without the VRCC.

III. PLL BLOCKS

The PLL proposed in this work is comprised fundamentally of a phase frequency detector (PFD), differential charge pump (DCP), voltage-to-current ($V-I$) converter, replica bias cell, and a current-controlled oscillator (ICO).

A. PFD, DCP, and $V-I$ Converter

A type-four PFD with D-type flip-flop and RS latch is incorporated in the design [8]. This detector monitors phase and frequency error between the reference clock and the feedback clock. The PFD generates \overline{UP} and \overline{DW} signals when the feedback clock lags or leads, respectively, the reference clock. To minimize peak-to-peak jitter, it is essential to minimize any dead zone between the generated signals producing a delay through the reset path in [12]. In the locked condition, this delay subcircuit generates a minimum pulse when both the reference and feedback clock pulses are in phase.

In the locked state, a mismatch between the \overline{UP} and \overline{DW} current source responses results in current leakage into the loop filter. This periodic effect conduces sideband frequency components at the output. When the \overline{UP} and \overline{DW} switches are in transition between on and off states, charge injection and clock feedthrough result in a control voltage error that perturbs the oscillation frequency and phase angle of the VCO. The charge pump shown in Fig. 4(a) prevents $\overline{UP}/\overline{DW}$ switching noise from coupling into the loop filter through the incorporation of constant voltage sources at the input stages. In contrast, conventional charge pumps are plagued with switching noise problems caused by charge sharing and clock feedthrough because \overline{UP} and \overline{DW} digital signals are applied directly to the low-pass filters [3]–[8]. The differential loop filters are replaced by a single-ended lowpass filter (LF) and a constant voltage reference. This replacement, which conserves silicon area, has the same benefits as differential filters because the single-ended LF and the voltage reference are connected to the same power supply rail and, therefore, both experience the same noise excitation.

Because the regulated supply voltage can be as low as 2.2 V, a $V-I$ converter with a rail-to-rail differential input stage, as shown in Fig. 4(b), is required for sufficient common mode voltage. Transistors $M1$ and $M2$ establish a constant current




Fig. 4. (a) Schematic representation of the differential charge pump (DCP). (b) Schematic representation of the voltage to current converter (V2I).




Fig. 5. (a) Schematic diagram of the replica bias subcircuit for the VCO. (b) Schematic representation of the delay cell for the VCO.

source for the center frequency when the difference voltage applied to the differential input stage of the $V-I$ converter is zero. This current source sets the center frequency of the PLL output to the frequency tuning range. The operating frequency is determined by adding current to, or subtracting current from, the constant current, depending on the difference voltage detected at the input port of the differential input stage.

B. Replica Bias Circuit and ICO

Both the signal and control paths of the ICO must be differential if high rejection of supply and substrate noises is to be realized. It follows that the supply noise and the substrate noise are attenuated by the VRCC and the differential delay unit, respectively. In Fig. 5, variable resistances are implemented by the triode region biasing of transistor $M3$ [2]. The value of this resistance is controlled by the replica bias circuit comprised of $M5$ – $M7$, which produces the exact gate voltage commensurate with setting the output common mode voltage of the delay cell. The cell bias current controls the delay cell to determine the ICO operating frequency and the nMOS drain–source voltage required to prevent the nMOS loads from leaving their triode regions. This operating requirement derives from exploiting appropriate gate aspect transistor ratios in the diode connected current mirror and delay cell [8]. The output voltage swing is maintained constant by varying the active resistance of the loads in such a manner that the variation is inverse to the observed current change. If the loads were fixed passive resistors, the ICO

delay cell would suffer progressively decreased gain from decreased bias, thereby giving rise potentially to an ICO with insufficient gain to sustain oscillation. Minimal jitter in each delay cell mandates a delay cell gain that is as small as possible within the constraint of satisfying the oscillation condition [11].

IV. VOLTAGE REGULATOR

Fig. 6 abstracts the block diagram of the VRCC, in which is embedded a low-dropout preregulator (LDOPR), a capacitive charge pump (CCP), a clock generator (CG), several operational amplifiers (OPs), and nMOS cascode output transistors. The supply voltage perturbations are regulated by the noise rejection-enhanced LDOPR, which establishes a constant voltage for the charge pump, the clock generator, and the operational amplifiers (OP2). Since the OP2s are energized from a supply voltage that derives from the preregulator output, their responses are relatively immune to supply voltage changes on the main power bus. The slow response time precipitated by several capacitors within both loops in Fig. 6 renders good regulation difficult for boosted voltages. Accordingly, the LDOPR supplies 20 dB of supply noise attenuation for the clock generator, charge pump, and the two operational amplifiers labeled OP2.

An n-channel output stage boasts higher power supply noise rejection than does a p-type output stage [1]. Although both are connected in common-gate configuration, the nMOS provides a higher impedance, therefore better isolation to the supply than




Fig. 6. A voltage regulator using a capacitive dc-dc converter.




Fig. 7. Supply-noise-insensitive bandgap reference with *RC* lowpass filters.

pMOS. However, the body effect indigenous to the inherent n-well architecture of most CMOS digital processes increases the threshold voltage of the transistors utilized in the n-type output stage. This situation requires boosting the voltage levels of the output stage by several hundreds of millivolts in order to ensure sufficient voltage headroom for subsequent analog topologies.

A. Bandgap Reference

The *RC* passive filter comprised of the R_{f1} - R_{f4} and $C1$ - $C4$ filter sections in Fig. 7 attenuate supply noise at frequencies larger than the response capability of the bandgap reference circuit. As such, these filter sections respond to the commonly encountered problem that most regulators are unable to reject high-frequency input noise because of limitations incurred by

frequency rolloff of the loop. Input noise is therefore rejected over a large frequency interval by both the low-frequency rejection capability of the voltage regulator and the high-frequency rejection characteristics of the passive filter. The bandgap reference voltage for biasing the regulator and other subcircuits is insensitive to temperature and power supply voltage variations.

The voltage drop through the *RC* filters is minimized to preclude limiting the headroom of the bandgap reference. To this end, a 10- μ A quiescent current yields a headroom in the range of 300–400 mV. An approximate voltage gain of 80 dB within the bandgap configuration, which derives from transistors $M1$ and $M2$, ensures adequate supply noise attenuation with a self-regulated supply line ($V_{r\text{sup}}$) at low frequencies.

The regulated supply line voltage of $V_{r\text{sup}} = 2.3$ V delivers a bandgap output voltage of $V_{bg} = 1.23$ V. Startup reliability is




Fig. 8. (a) System level diagram of the proposed implementation of robust high-frequency power supply noise rejection. (b) Simplified small-signal model of the output stage. (c) Simulated frequency response of the noise rejection system.

ensured because the voltage V_{dd} always forces transistor $M14$, which has a small gate aspect ratio, to conduct. This conduction forces current through $M12$, which is biased in its triode regime. Biasing in the triode region constrains the source-drain voltage so that the drain output voltage of $M12$ is sufficiently large to switch off $M15$ through the two inverters shown in Fig. 7. The high voltage gain of the two inverters subsequently enhances the startup of the bandgap reference circuit. The bipolar p-n-p transistors ($Q1-Q3$) shown in the diagram derive as parasitic elements implicit to the CMOS process.

B. Cascode Output Stage

The stacked n-channel transistors ($M1-M2$) in the diagram of Fig. 8(a) establish robust power supply noise rejection by boosting the impedance with OP1 to the power supply with the constant bias voltages V_1 and V_2 . These voltages are Boost1 and Boost2 with high-frequency switching noise (produced by the capacitive charge pump) filtered out by an RC lowpass filter. On the other hand, the low-frequency noise spectra lying within the operational amplifier passband is attenuated by the negative feedback invoked around this amplifier. It is necessary to have a 200-mV voltage difference between the indicated Boost 1 and Boost 2 ports to prevent saturation of transistor $M2$. The resultant worst-case power supply noise rejection at 20 MHz is found to be -45 dB.

Fig. 8(b) is the small-signal equivalent circuit for estimating the PSNR of the network offered in Fig. 8(a). A first-order analysis of this model reveals a transfer function $V_{ico}(s)/V_{ddn}(s)$, which can be interpreted as a measure of the power supply noise rejection with respect to the V_{dd} supply line, of

$$\frac{V_{ico}(s)}{V_{ddn}(s)} \approx \left(\frac{1}{A_{vop1}} \right) \left(\frac{g_{ds2}}{g_{m1} - g_{mb1}} \right) \left(\frac{g_{ds2}}{g_{m2} - g_{mb2}} \right) \cdot \left[\frac{\left(1 + \frac{s}{P_{1op1}} \right)}{\left(1 + \frac{s}{P_1} \right) \left(1 + \frac{s}{P_2} \right) \left(1 + \frac{s}{z_{1op1}} \right)} \right]. \quad (10)$$

In (10), g_{ds1} , g_{m1} , and g_{mb1} respectively symbolize the small-signal drain-source conductance, forward transconductance, and bulk transconductance of transistor $M1$, g_{ds2} , g_{m2} , and g_{mb2} are the counterpart parameters of transistor $M2$, A_{vop1} is the low-frequency voltage gain of operational amplifier OP1, p_{1op1} and z_{1op1} are the dominant pole and zero frequencies of OP1, and finally

$$P_1 = \frac{g_{m1} - g_{mb1}}{C_{L1}} \quad (11)$$

and

$$P_2 = \frac{g_{m2} - g_{mb2}}{C_{L2}}. \quad (12)$$




Fig. 9. (a) Schematic diagram of low dropout preregulator (LDOPR) with enhanced power supply noise rejection. (b) Schematic diagram of the operational amplifier (OP2) and transconductance stage with enhanced power supply noise rejection.

Fig. 8(c) displays the resultant PSNR frequency responses for the boosted voltages, the preregulator, and the clock generator. The observed peaking of the regulator response in the neighborhood of 70 MHz is caused by complex poles in the transfer function of the preregulator. This peaking can be reduced substantively by increased load capacitance.

C. LDO Preregulator (LDOPR) and Operational Amplifier

The power supply rejection ratio in conventional operational amplifiers is improved through use of the grounded gate cascode compensation technique, as shown in Fig. 9(a) [13]–[15]. Because the source terminal of transistor \$M3\$ is a virtual ground at the left terminal of the compensation capacitance \$C_c\$, the indicated voltage \$V_1\$ is insensitive to power supply noise. The displacement current \$C_c dv_{reg}(t)/dt\$ conducted by capacitor \$C_c\$ flows into the source of \$M3\$ and thence from the drain terminal of \$M2\$. In effect, this conduction path cancels the dynamic effects of the feed-forward path that arises from \$C_c\$ in the absence of transistor \$M3\$.

If the drain–source channel conductances of transistors \$M6\$, \$M7\$, \$M8\$, and \$M9\$ are nominally equivalent and if the forward transconductance of transistor \$M2\$ is significantly larger than the channel conductance of \$M2\$, the positive supply rejection ratio (PSRR) can be shown to be

$$\text{PSRR} \approx \frac{g_{m1}}{2g_{ds8}} \quad (13)$$

where \$g_{m1}\$ is the forward transconductance of \$M1\$ and \$g_{ds8}\$ is the drain–source channel conductance of \$M8\$. In the closed-loop configuration, the corresponding ripple, say, \$V_{or}\$, in the regulated output voltage can be estimated in accordance with

$$V_{or} \approx \frac{1}{f} \cdot \left(\frac{V_{ddr}}{\text{PSRR}} + V_{bgr} \right) \quad (14)$$

where \$f\$ is the feedback factor associated with the two resistances appearing in the source lead of the output transistor, and \$V_{ddr}\$ and \$V_{bgr}\$, respectively, represent the ripple voltage on the voltage supply line and the bandgap reference output port.




Fig. 10. (a) Schematic diagram of the inverter delay cell used in the clock generator (CG) circuit for purposes of voltage boosting. (b) Schematic diagram of the differential clock generator circuit.

The two most dominant poles of the circuit are widely spaced and set by the load capacitance \$C_L\$ and the compensation capacitance \$C_c\$. In order to reap the stability benefits of at least a 60° phase margin, the frequency \$g_{m2}/C_L\$ of the second of these poles must be approximately 2.2 times larger than the frequency \$g_{m1}/C_c\$ of the unity-gain bandwidth.

The operational amplifier in Fig. 9(b) also boasts operating efficiency with respect to dynamic power dissipation. This efficiency stems from an amplifier transconductance that is dependent on bias current. The operating frequency of the clock generator is determined by the static current \$I_r\$. This frequency varies from its maximum value at \$I_r = I_b\$ to its minimum value at \$I_r = I_b/2\$. It follows that the power dissipated by the capacitive charge pump is reduced by a factor of two.

D. Clock Generator

The clock generator consists of three inverters and a differential subcircuit having a regulated supply voltage, as is depicted in Fig. 10. The frequency range of the clock is 10–150 MHz for biasing currents of 1–5 \$\mu\$A. The oscillation frequency sensitivity to clock supply is reduced by the preregulator. Since the




Fig. 11. Proposed capacitive charge pump circuit.

boosted output voltage is a function of the clock output swing, the preregulator voltage V_{reg} maintains constant output clock amplitude.

E. Voltage Booster

The booster generates an independent power supply voltage that is larger than that of the normal supply. Conventional voltage boost circuits use a transformer, which is heavy, expensive, and plagued by low conversion efficiency. The principle attributes of a charge pump dc–dc converter are small size and reasonably high conversion efficiency. However, capacitive voltage boost circuits suffer at least two drawbacks. First, the booster output voltage is unregulated and is a sensitive function of its input voltage. Second, the output voltage is temperature dependent.

Most of the currently utilized voltage boost circuits derive from a circuit proposed by Dickson [17]–[22]. Unfortunately, the Dickson circuit is not suitable for the low-voltage operation mandated by n-well CMOS processes that feature channel lengths smaller than $0.35 \mu\text{m}$. Moreover, insufficient power supply rejection, power supply regulation, temperature sensitivity, and operating power efficiency plague the Dickson topology. A circumvention of these operating shortfalls requires that the input supply voltage be replaced by the preregulator output voltage to maintain constant clock swing at the booster pump. The performance of the proposed capacitive charge pump shown in Fig. 11 is optimized at an output voltage of 3.6 V, which is smaller than the nominal 4-V gate breakdown indigenous to the utilized $0.35\text{-}\mu\text{m}$ CMOS process. The multiplied clock voltage at Node “A” is not applied directly to the transistor gate; rather, it is applied to the drain, which is characterized by higher breakdown limits. Additional breakdown protection is provided by the exclusive use of pMOS transistors, whose breakdown voltages exceed those of nMOS devices in an n-well process.

Observe that the multiplied clock voltage at Node “A” can turn on transistor M_1 , thereby reversing source and drain and establishing a means of pumping charge back into the nominal power supply. This reversed pump charge, which degrades power efficiency, can be minimized by embedding a PN junction diode between Node “A” and the drain terminal of transistor M_1 . The engineering price paid for incorporating the diode is an approximate 800-mV reduction in voltage headroom.

Ignoring the $1\text{-}\mu\text{A}$ current that is used to bias OP1 as shown in Fig. 8(a), the capacitive charge pump establishes an output voltage V_{out} that can be approximated as

$$V_{\text{out}} \approx \left(1 + \frac{C_1}{C_1 + C_2}\right) V_{\text{reg}} - V_D \quad (15)$$




Fig. 12. Simulated transient response of the voltage regulated charge pump in the face of a parasitic square-wave signal superimposed on the power supply line.




Fig. 13. Photomicrograph of the fabricated PLL chip.

where

- V_{reg} input supply voltage from the preregulator;
- C_1 clock coupling capacitance;
- C_2 parasitic capacitance;
- V_D forward turn on voltage of the diode-connected pMOS (M_2).

To the extent that diode voltage V_D is nominally constant, (15) confirms that the change in output voltage with respect to fluc-

TABLE I
MEASURED PERFORMANCE SUMMARY OF THE FABRICATED PLL

PLL die area	2.2 mm ² (with buffer/ loop filters)
Power dissipation (Vdd=3.3)	45 (mW) at 500MHz (with buffer)
Static phase error	< 60ps
Lock in time (30MHz-50MHz jump)	10.8us
Bandwidth	1.1MHz
Phase Margin	65 (deg.)
VCO dc power supply sensitivity	20 (ps/V)
Jitter1 (quiet supply)	30ps RMS (at 500MHz)
Jitter2 (600mV 20MHz square wave on the power supply)	42ps RMS (at 500MHz)
Operating frequency range	110-850 (MHz)
Device Technology	0.35um 3M/1P CMOS n-well




Fig. 14. (a) Measured jitter for the case of a quiet supply line. (b) Measured jitter for the case of a 600-mV 20-MHz, square wave incident with the power bus.

tuations in the power line voltage V_{dd} is as good as is the power supply noise regulation of the regulator voltage V_{reg} .

Fig. 12 depicts a worst-case time-domain simulation wherein noise in the form of a 600-mV peak-to-peak 20-MHz square wave is superimposed on the 3.3 V power line voltage. The preregulator attenuates this supply voltage fluctuation to several tens of millivolts. The capacitive charge pump converts the noisy line voltage to a 3.6-V level at Boost 1 and a 3.4-V level at Boost 2, where it is understood that switching noise prevails at both of these boosted ports. These levels are prescribed by internal resistance ratios and by the bandgap reference voltage. The boosted voltage V_{ic} at the output of the RC filter is relatively “clean” in that the noise-induced variations about the nominal value of V_{ic} are under several microvolts.

Because the RC filter incurs minimal input-to-output voltage drop, the next cascode stage is biased the same as its predecessor. The output response of the filter, which is applied to the gate of the nMOS output transistor, sharply attenuates the high-frequency switching noise associated with the 100-MHz clock generator. The drain-gate capacitive path from the power

supply to the nMOS output transistor gate is effectively blocked by the enhanced impedance provided by the stacked cascode transistors. As the output voltage of the charge pump increases to the regulated voltage, the operating frequency decreases in proportion to the control current I_r , which is diminished by the transconductance amplifier. Accordingly, power dissipation in the charge pump and clock generator is reduced.

V. SIMULATION AND MEASUREMENT RESULTS

The experimental prototype of the design proposal has been implemented in a 0.35- μ m TSMC CMOS process. The SNI-PLL circuit, of which the photomicrograph is offered in Fig. 13, contains 580 transistors, 120 resistors, and 50 capacitors that collectively consume an area of 1564 \times 1517 μ m². The chip is packaged in a 44-pin leadless chip carrier. Table I summarizes the relevant performance indices of the PLL system.

Fig. 14 shows that the measured RMS cycle-to-cycle jitter is 30 ps (\pm 86 ps peak-to-peak) with a quiet supply and 43-ps RMS (\pm 161 ps peak-to-peak) in the presence of a 600-mV




Fig. 15. Simulated jitter for the case of a 600-mV 20-MHz, 1 ns rise/fall time square wave incident with the power bus.




Fig. 16. Measured locking time of the fabricated PLL.

20-MHz square-wave supply noise. In contrast, the simulated cycle-to-cycle jitter due to a 600-mV step with 1-ns rise and fall times imposed on the supply line is ± 86 ps peak-to-peak with the VRCC and ± 230 ps peak-to-peak without the VRCC, as is depicted in Fig. 15. When the reference clock is switched from 30 to 50 MHz, the measured locking time is 10.8 μ s, as shown in Fig. 16. The power consumption of the entire PLL system is 42 mW at 500 MHz. The PLL operates at an external reference frequency in the range of 110 to 850 MHz with a 49.8% duty cycle.

VI. CONCLUSION

The SNI-PLL described, analyzed, and designed in this work has been implemented monolithically in a 0.35- μ m CMOS process with a total chip area of about 2.3 mm². All experimental results corroborate well with corresponding analytical disclosures. The subject chip includes a type-four phase

frequency detector boasting small dead band, a charge pump with minimized switching noise, a voltage-to-current converter, lowpass filters, frequency divider circuitry, a voltage regulated dc-dc capacitive regulator, a current-controlled oscillator having reduced thermal noise, output buffers, and electrostatic device protection appended to each pin of the packaged chip. Seven separate power supplies, each with a separate ground pin, are used on chip to discourage coupling of digital switching noise into analog signal paths. The voltage regulated capacitive regulator achieves -45 dB of power supply noise rejection to ensure the delivery of noise insensitive power to analog cells that are constrained to operate in noisy environments.

ACKNOWLEDGMENT

The authors thank ADMtek, Inc. for fabrication of the prototype chip and H. Nguyen for physical design and layout of the prototype.

REFERENCES

- [1] Z.-X. Zhang, H. Du, and M. S. Lee, "A 360-MHz 3-V CMOS PLL with 1-V peak-peak power supply noise tolerance," in *ISSCC Dig. Tech. Papers*, Feb. 1996, pp. 134–135.
- [2] I. A. Young, M. F. Mar, and B. Bhushan, "A 0.35- μ m CMOS 3–880-MHz PLL N/2 clock multiplier and distribution network with low jitter for microprocessors," in *ISSCC Dig. Tech. Papers*, Feb. 1997, pp. 330–331.
- [3] I. I. Novof, J. Austin, R. Kckar, D. Srayer, and S. Wyatt, "Fully integrated CMOS phase-locked loop with 15 to 240 MHz locking range and $+50$ -ps jitter," *IEEE J. Solid-State Circuits*, vol. 30, pp. 1259–1266, Nov. 1995.
- [4] V. von Kanel, "A 320-MHz 1.5-mW at 1.35-V CMOS PLL for microprocessor clock generator," in *ISSCC Dig. Tech. Papers*, Feb. 1996, pp. 132–133.
- [5] V. von Kanel, D. Acbischer, R. van Dongen, and C. Piguet, "A 600-MHz CMOS PLL microprocessor clock generator with a 1.2-GHz VCO," in *ISSCC Dig. Tech. Papers*, Feb. 1998, pp. 396–397.
- [6] K. M. Ware, H.-S. Lee, and C. G. Sodini, "A 200-MHz CMOS phase-locked loop with dual phase detectors," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1560–1568, Dec. 1989.
- [7] M. Mizno *et al.*, "Elastic- V_t CMOS circuit for multiple on-chip power control," in *Proc. ISSCC*, Feb. 1996, pp. 300–301.
- [8] D. Mijuskovic, M. Bayer, T. Chomicz, N. Garg, F. James, P. McEntarfer, and J. Porter, "Cell-based fully integrated CMOS frequency synthesizers," *IEEE J. Solid-State Circuits*, vol. 29, pp. 271–280, Mar. 1994.
- [9] J. Kovacs, "Analyze PLL's with discrete time modeling," *Microwaves & RF*, vol. 29, pp. 224–229, May 1991.
- [10] F. M. Gardner, "Charge-pump phase-locked loops," *IEEE Trans. Commun.*, vol. COM-28, pp. 1849–1858, Nov. 1980.
- [11] T. C. Weigandt, B. Kim, and P. R. Gray, "Analysis of timing jitter in CMOS ring oscillators," in *Proc. IEEE Int. Symp. Circuits and Systems*, June 1994, pp. 27–30.
- [12] B. Razavi, *Monolithic Phase Locked Loops*. New York: IEEE Press, 1996.
- [13] P. R. Gray and R. G. Meyer, "MOS operational amplifier design—A tutorial overview," *IEEE J. Solid-State Circuits*, vol. SC-17, pp. 969–982, Dec. 1982.
- [14] B. K. Ahuja, "An improved frequency compensation technique for CMOS operational amplifiers," *IEEE J. Solid-State Circuits*, vol. SC-18, pp. 629–633, Dec. 1983.
- [15] M. S. J. Steyaert and W. M. C. Sansen, "Power supply rejection ratio in operational transconductance amplifiers," *IEEE J. Solid-State Circuits*, vol. 37, pp. 1077–1084, Sept. 1990.
- [16] P. E. Allen *et al.*, *CMOS Analog Circuit Design*. Oxford, U.K.: Oxford Univ. Press, 1987.
- [17] J. F. Dickson, "On-chip high-voltage generation in nMOS integrated circuits using an improved voltage multiplier technique," *IEEE J. Solid-State Circuits*, vol. SC-11, pp. 374–378, June 1976.
- [18] J. S. Witters, G. Groeseneken, and H. E. Maes, "Analysis and modeling of on-chip high-voltage generator circuits for use in EEPROM circuits," *IEEE J. Solid-State Circuits*, vol. 24, pp. 1372–1380, Oct. 1989.

- [19] T. Tanzawa and T. Tanaka, "A dynamic analysis of the Dickson charge pump circuit," *IEEE J. Solid-State Circuits*, vol. 32, pp. 1231–1240, Aug. 1997.
- [20] J.-T. Wu, "MOS charge pumps for low-voltage operation," *IEEE J. Solid-State Circuits*, vol. 33, pp. 592–597, Apr. 1998.
- [21] C.-L. Chen *et al.*, "Small dropout on-chip voltage regulators with boosted power supply," U.S. Patent 5 162 668, Nov. 10, 1992.
- [22] T. J. Skovinand *et al.*, "Micropower gate charge pump for power MOSFET," U.S. Patent 5 258 662, Nov. 2, 1993.



Chang-Hyeon Lee (S'96–M'99) received the B.S. degree in electrical engineering from Hanyang University, Seoul, Korea, in 1987, and the M.S. and Ph.D. degrees in electrical engineering from the University of Southern California, Los Angeles, CA, in 1995 and 1999, respectively.

From 1987 to 1994, he was with Samsung Electronics Corporation, Bucheon, Korea, where he was involved in the design of PWM voltage and current mode controller ICs for power conversion applications using BiCMOS technology. From 1997 to 1999,

he was with Standard Microsystem Corporation and ADMtek, Irvine, CA, primarily working on the design of low-phase-noise CMOS PLLs and analog integrated circuits for Ethernet transceiver applications. Since 1999, he has been with Conexant Systems, Newport Beach, CA, as a Senior Staff Engineer in RFIC design. His interests include RF frequency synthesizers, VCOs, and analog IC design for communication applications.



Kelly P. McClellan (M'84) received the B.Sc. degree in electrical engineering from the Massachusetts Institute of Technology, Cambridge, in 1976.

Since 1976, he has worked in mixed-signal system and IC design at several companies, including Western Digital and SMC, specializing in network physical layer interfaces. In 1998, he joined ADMtek, where he was engaged in architecture and mixed-signal CMOS design for Ethernet transceiver applications. He has subsequently worked at Entridia Corporation, Irvine, CA, and, in 2001, joined

Valence Semiconductor, Irvine, where he is working on architecture and design of wireless network interface ICs. Starting in 1984, he was active in the IEEE 802 network standards committee, in token ring and CSMA/CD LANs. He has co-authored several papers and received three patents in the areas of CMOS integrated filter and clock recovery circuits.



John Choma, Jr. (S'61–M'64–SM'76–F'91) received the B.S., M.S., and Ph.D. degrees in electrical engineering from the University of Pittsburgh, Pittsburgh, PA, in 1963, 1965, and 1969, respectively.

He is currently Professor of electrical engineering at the University of Southern California (USC), Los Angeles, CA, where he teaches undergraduate and graduate courses in electrical circuit theory and analog integrated electronics. He consults in the areas of broadband analog and high-speed digital integrated circuit analysis, design, and modeling.

Prior to joining the USC faculty in 1980, he was a Senior Staff Design Engineer in the TRW Microelectronics Center, Redondo Beach, CA. His earlier positions include technical staff at Hewlett-Packard Company, Santa Clara, CA, Senior Lecturer in the Graduate Division of the Department of Electrical Engineering, California Institute of Technology, Pasadena, CA, lectureships at the University of Santa Clara, Santa Clara, CA, and the University of California at Los Angeles, and a faculty appointment at the University of Pennsylvania, Philadelphia. He is the author or co-author of some 135 journal and conference papers and the presenter of more than 60 invited short courses, seminars, and tutorials. He is the author of a Wiley Interscience text on electrical network theory and a forthcoming text on integrated circuit design for communication system applications. He has contributed several chapters to five edited electronic circuit texts, and he was an area editor of the IEEE/CRC Press Handbook of Circuits and Filters.

Dr. Choma is the 1994 recipient of the Prize Paper Award from the IEEE Microwave Theory and Techniques Society. He has been awarded the IEEE Millennium medal and has received three awards from the IEEE Circuits and Systems Society, namely, the Golden Jubilee Award, the 1999 Education Award, and the 2000 Meritorious Service Award. He is also the recipient of several local and national teaching awards. He has served the IEEE Circuits and Systems Society as a member of its Board of Governors, its Vice President for Administration, and its President. He has been an Associate Editor and Editor-In-Chief of the *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II*. He is an Associate Editor of the *Journal of Analog Integrated Circuits and Signal Processing* and a former Regional Editor of the *Journal of Circuits, Systems, and Computers*. He is a Distinguished Lecturer in the IEEE Circuits and Systems Society.