


# **ASSIGNMENT 2 REPORT**

Sebahattin Can Yavuzkurt - 240201040



# **Revised Datapath**



# **Control Signals**

	IN	FUNC	BRANC HF	REG DEST	ALU SRC	MEM TO REG	REG WRITE	MEM READ	MEM WRITE	BRANC H	ALU OP	J CNTRL	JR CNTRL	JAL CNTRL	ALUSRCZ
jr	0	00100	xxxxx	0	0	0	0	0	0	000	0000	0	1	0	0
rform at	0	xx0xx	xxxxx	1	0	0	1	0	0	000	0000	0	0	0	0
Beq	000100	xxxxx	xxxxx	0	0	0	0	0	0	001	0010	0	0	0	0
Bneq	000101	xxxxx	xxxxx	0	0	0	0	0	0	010	0010	0	0	0	0
Bgez	000001	xxxxx	xxxx1	0	0	0	0	0	0	011	0010	0	0	0	1
Bgtz	000111	xxxxx	xxxxx	0	0	0	0	0	0	100	0010	0	0	0	1
Blez	000110	xxxxx	xxxxx	0	0	0	0	0	0	101	0010	0	0	0	1
Bltz	000001	xxxxx	xxxx0	0	0	0	0	0	0	110	0010	0	0	0	1
Addi	001000	xxxxx	xxxxx	0	1	0	1	0	0	000	0000	0	0	0	0
Andi	001100	xxxxx	xxxxx	0	1	0	1	0	0	000	0100	0	0	0	0
Ori	001101	xxxxx	xxxxx	0	1	0	1	0	0	000	1000	0	0	0	0
Jump	000010	xxxxx	xxxxx	0	0	0	0	0	0	000	0000	1	0	0	0
jal	000011	XXXXX	xxxxx	0	0	0	0	0	0	000	0000	1	0	1	0


Note On PSRC: PSRC is a bit complex, but what it does is gets the branch output, zout from alu and sum's most significant(sign) bit from alu. Than through logical calculations, determines whether it satisfies branch equations ad allow the branch offset added value to pass throught and change programming counter according to it.

# **Compatibility With Original Code**


First image below is a screenshot of untouched original code running on the original files. Second is the extended code running on the same files.

	00000004 00000004				00a33022 00a33022					2 00000014 0 00000014		
	80000000				8c240000 8c240000					0 00000014 0 00000014		
	0000000c				ac240004					0 00000014		
120PC	00000010	SUM	00000000	INST	1063fffb	REGISTER	00000025	00000030	ffffffd	0 00000014		
	00000000		000000a0 000000a0		00432820 00432820					0 00000014 0 00000014		
	00000004 00000004		00000040		00a33022 00a33022					0 00000014 0 00000014		
	00000008		00000014		8c240000					0 00000014		
	0000000c				ac240004					0 00000014		
0PC	00000004	SUM	ffffffd0	INST	00a33022	REGISTER	R4:000000	010 R5:00	000030 R	6:00000032	 R1:00000014	R31:xxxxxxxx
20PC	00000004	SUM	ffffffd0	INST	00a33022	REGISTER	R4:000000	010 R5:00	000030 R	6:ffffffd0	R1:00000014	R31:xxxxxxxx
	80000000				8c240000 8c240000							R31:xxxxxxxx R31:xxxxxxxx
80PC	0000000c	SUM	00000018	INST	ac240004	REGISTER	R4:000000	025 R5:00	000030 R	6:ffffffd0	R1:00000014	R31:xxxxxxxx
120PC	00000010	SUM	00000000	INST	1063fffb	REGISTER	R4:000000	025 R5:00	000030 R	6:ffffffd0	R1:00000014	R31:xxxxxxxx
160PC	00000000	SUM	000000a0	INST	00432820	REGISTER	R4:000000	025 R5:00	000030 R	6:ffffffd0	R1:00000014	R31:xxxxxxxx
	00000000				00432820							R31:xxxxxxxx
	00000004 00000004				00a33022 00a33022							R31:xxxxxxxx R31:xxxxxxxx
240PC	00000008	SUM	00000014	INST	8c240000	REGISTER	R4:000000	025 R5:00	0000a0 R	6:00000040	R1:00000014	R31:xxxxxxxx
280PC	0000000c	SUM	00000018	INST	ac240004	REGISTER	R4:000000	025 R5:00	0000a0 R	6:00000040	R1:00000014	R31:xxxxxxxx


# JR Datapath




# Nor Datapath



# Addi, Andi, Ori Datapath




#### **BNEQ Datapath**



RedWire:Follows the path to calculate whether bneq is satisfied or not. GreenWire:If bneq is satisfied, yellow wire continues, otherwise blue wire continues.


#### **BQEZ,BQLT,BLEZ,BLTZ** Datapath




RedWire:Follows the path to calculate whether branch equation is satisfied or not. GreenWire:If branch equation is satisfied, yellow wire continues, otherwise blue wire continues.

Note: Difference from beq and bneq lies in ALUSrcZ mux, which makes the alu calculation to be made on 0. It also requires the sign bit of the value in the register, which it gets through sum wire.

# JAL Datapath



# J Datapath



#### **Test Runs**

#### Run1:Jal, Jr

```
#1 Jal 3
                         -> 0C000003
                         -> 00A43020
#2 add $6 $5 $4
#3 sub $6 $5 $4
                         -> 00A43022
#4 jr $31
                         -> 03E00008
 OPC 00000004 SUM 00000000
                              INST 0c000003
                                             REGISTER R4:00000010 R5:00000030 R6:00000032 R1:00000014 R31:xxxxxxxx
20PC 00000004 SUM 00000000
                             INST 0c000003
                                             REGISTER R4:00000010 R5:00000030 R6:00000032 R1:00000014 R31:00000008
 40PC 0000000c SUM 00000020
                              INST 00a43022
                                             REGISTER R4:00000010 R5:00000030 R6:00000032 R1:00000014 R31:00000008
 60PC 0000000c SUM 00000020
                             INST 00a43022
                                             REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:00000008
80PC 00000010 SUM 00000008
                             INST 03e00008
                                             REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:00000008
120PC 00000008 SUM 00000040
                                             REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:00000008
                             INST 00a43020
140PC 00000008 SUM 00000040
                             INST 00a43020
                                             REGISTER R4:00000010 R5:00000030 R6:00000040 R1:00000014 R31:00000008
160PC 0000000c SUM 00000020
                             INST 00a43022
                                             REGISTER R4:00000010 R5:00000030 R6:00000040 R1:00000014 R31:00000008
180PC 0000000c SUM 00000020
                            INST 00a43022
                                             REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:00000008
200PC 00000010 SUM 00000008
                                             REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:00000008
                             INST 03e00008
240PC 00000008 SUM 00000040
                             INST 00a43020
                                             REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:00000008
260PC 00000008 SUM 00000040
                             INST 00a43020
                                             REGISTER R4:00000010 R5:00000030 R6:00000040 R1:00000014 R31:00000008
```

#### Run2:nor, addi, andi, ori

#1 nor \$6 \$5 \$4 #2 addi \$6 \$5 0x20 #3 andi \$6 \$5 0x20 #4 ori \$6 \$5 0x20	->00A43027 ->20A60020 ->30A60020 ->34A60020	$(0x30 -> 110000\ 0x20 -> 100000)$ and result $100000 = 0x20$ $(0x30 -> 110000\ 0x20 -> 100000)$ or result $110000 = 0x30$
OPC 00000004 SUM fffff 20PC 00000004 SUM fffff		
40PC 00000008 SUM 00000 60PC 00000008 SUM 00000		
80PC 0000000c SUM 00000 100PC 0000000c SUM 00000		
120PC 00000010 SUM 00000 140PC 00000010 SUM 00000		

#### Run3:bne

```
#1 bne $6 $6 0x2
                        ->14C60002
#2 bne $6 $5 0x1
                        ->14C50001
#3 add $6 $5 $4
                        ->00A43020
#4 sub $6 $5 $4
                        ->00A43022
  OPC 00000004 SUM 00000000
                            INST 14c60002 REGISTER R4:00000010 R5:00000030 R6:00000032 R1:00000014 R31:xxxxxxxxx
 40PC 00000008 SUM 00000002
                            INST 14c50001
                                            REGISTER R4:00000010 R5:00000030 R6:00000032 R1:00000014 R31:xxxxxxxx
                                            REGISTER R4:00000010 R5:00000030 R6:00000032 R1:00000014 R31:xxxxxxxx
 80PC 00000010 SUM 00000020
                             INST 00a43022
100PC 00000010 SUM 00000020 INST 00a43022 REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:xxxxxxxxx
```

#### Run4:bgez

#1 bgez \$6 0x	:2	->04C10002		
#2 bgez \$0 0x	:1	->04010002		
#3 add \$6 \$5	\$4	->00A43020		
#4 sub \$6 \$5	\$4	->00A43022		
OPC 00000004	SUM f000001	0 INST 04c10002	REGISTER R4:00000010 R5:0000	0030 R6:f0000010 R1:00000014 R31:xxxxxxxx
40PC 00000008	SUM 0000000	0 INST 04010001	REGISTER R4:00000010 R5:0000	0030 R6:f0000010 R1:00000014 R31:xxxxxxxx
80PC 00000010 100PC 00000010	SUM 00000020 SUM 00000020			0030 R6:f0000010 R1:00000014 R31:xxxxxxxx 0030 R6:00000020 R1:00000014 R31:xxxxxxxx

#### Run5:bgtz

#1 bgtz \$0 0x2 #2 bgtz \$5 0x2 #3 add \$6 \$5 \$ #4 sub \$6 \$5 \$	-> 64 ->	-1C000002 -1CA00001 -00A43020 -00A43022	
0PC 00000004	SUM 00000000	INST 1c000002	REGISTER R4:00000010 R5:00000030 R6:f0000010 R1:00000014 R31:xxxxxxxx
40PC 00000008	SUM 00000030	INST 1ca00001	REGISTER R4:00000010 R5:00000030 R6:f0000010 R1:00000014 R31:xxxxxxxx
	SUM 00000020 SUM 00000020	INST 00a43022 INST 00a43022	REGISTER R4:00000010 R5:00000030 R6:f0000010 R1:00000014 R31:XXXXXXXX REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:XXXXXXXX

#### Run6:blez

#1 blez \$5 0x2 ->18A00002

#2 blez \$0 0x1 #3 add \$6 \$5 \$ #4 sub \$6 \$5 \$	64 -	->18000001 ->00A43020 ->00A43022					
OPC 00000004	SUM 0000003	0 INST 18a00002	REGISTER R4:0000001	R5:00000030	R6:f0000010	R1:00000014	R31:xxxxxxxx
40PC 00000008	SUM 0000000	0 INST 18000001	REGISTER R4:0000001	R5:00000030	R6:f0000010	R1:00000014	R31:xxxxxxxx
80PC 00000010	SUM 0000002		REGISTER R4:0000001				

#### Run7:bltz

#1 bltz \$0 0x2	2	->0400	0002						
#2 bltz \$6 0x	1	->04C0	00001						
#3 add \$6 \$5	\$4	->00A43020							
#4 sub \$6 \$5	\$4	->00A4	3022						
OPC 00000004	SUM 000000	000 INST	04000002	REGISTER	R4:00000010	R5:00000030	R6:f0000010	R1:00000014	R31:xxxxxxxx
40PC 00000008	SUM f00000	010 INST	04c00001	REGISTER	R4:00000010	R5:00000030	R6:f0000010	R1:00000014	R31:xxxxxxxx
80PC 00000010 100PC 00000010	SUM 000000		00a43022 00a43022						R31:xxxxxxxx R31:xxxxxxxx

#### Run8:j

#1 j 0x3 #2 add \$6 \$5 \$4	->08000003 ->00A43020	
#3 sub \$6 \$5 \$4	->00A43022	
OPC 00000004 SUM	00000000 INST 08000003	REGISTER R4:00000010 R5:00000030 R6:f0000010 R1:00000014 R31:xxxxxxxxx
40PC 0000000c SUM 60PC 0000000c SUM		REGISTER R4:00000010 R5:00000030 R6:f0000010 R1:00000014 R31:xxxxxxxx REGISTER R4:00000010 R5:00000030 R6:00000020 R1:00000014 R31:xxxxxxxx