## 中国科学院大学计算机组成原理实验课

## 实验报告

学号: _2016K8009929018_ 姓名: _陈灿宇_ 专业: _计算机科学	≤与技术_
--	-------

实验序号: \_\_\_\_\_5-1\_\_\_\_ 实验名称: \_\_\_\_\_\_\_复杂处理器设计\_\_\_\_\_\_\_

注 1: 本实验报告请以 PDF 格式提交。文件命名规则: 学号-prjN.pdf, 其中学号中的字母 "K"为大写, "-"为英文连字符, "prj"和后缀名"pdf"为小写, "N"为 1 至 5 的阿拉伯数字。例如: 2015K8009929000-prj1.pdf。PDF 文件大小应控制在 5MB 以内。

注 2: 实验报告模板以下部分的内容供参考,可包含但不限定如下条目内容。

一、 逻辑电路结构与仿真波形的截图及说明(比如关键 RTL 代码段{包含注释} 及其对应的逻辑电路结构、相应信号的仿真波形和信号变化的说明等)

在选做的实验中我选择了 prj5-1 和 prj5-3,在 prj5-1 中我完成了多周期处理器的设计和 Cache 模块替换算法的设计两部分,分别 push 到了 GitHub 上的master 和 cache 分支,暂时未完成 pipeline 的设计。

多周期处理器设计部分我基本上复用了 pr j4 的代码,改动的地方并不多,基本上只是将译码执行 ID\_EX 阶段拆分成了译码阶段 ID 和执行阶段 EX,其他地方都保持不变,例如下面这段代码:

## 和译码阶段的代码:

```
end
IW: begin
{RegWrite, PCWrite} = {1'b0,1'b0};
             end
ID: begin
case(OpCode)
ADDIU:
                            ADDIU:
{ Jump, RegDst, ALUSrc, Men2Reg, RegWrite, Branch, ALUop1, ALUop0, LoadSign, PCWrite, ALUctr} = {8*b0_0100_0_00, 4*b0000, 1*b0, 3*b010};//addiu
special: begin
case(Func)
                                                  00_011:
{Jump, RegDst,ALUSrc,Mem2Reg,RegMrite, Branch, ALUOp1,ALUOp0, LoadSign, PCWrite, ALUCtr}
= (cu_rdata_2 != 32'd0) ? {8'b0_1001_0_00,4'b0101, 1'b0, 3'b000} : {8'b0_1000_0_00,4'b0101, 1'b0, 3'b000};//movn
                                          NO_001:
{Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b1_1001_0_00,4'b0010, 1'b1, 3'b000}; //JALR
                                          6'b6
                                                  uog_llo:
{Jump, RegOst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop8, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b1011, 1'b0, 3'b000}; //хог
                                                  00_111:
{Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b1010, 1'b0, 3'b000}; //nor
                                           6'b000_011:
{Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUCtr} = {8'b0_1000_00,4'b1001, 1'b0, 3'b000}; //sra
                                                  | 1111 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 1112 | 112 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1122 | 1
                                           6'b
                                                  {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b1001, 1'b0, 3'b000}; //srl
                                                  100<u>9</u>110:
{Jump, RegOst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b1001, 1'b0, 3'b000}; //srlv
                                                  00_000:
(Jump, RegOst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr) = {8'b0_1000_0_00,4'b1001, 1'b0, 3'b000}; //sll
                                           6'b
                                                  CJUMPD, REGIST, ALUSTC, Mem2Reg, RegWrite, Branch, ALUOp1, ALUOp0, LoadSign, PCWrite, ALUCtr} = {8'b0_1000_0_00,4'b1001, 1'b0. 3'b000}; //sllv
                                           6'b101_011:
{
Jump, RegDst,ALUSrc,Mem2Reg,RegWrtte, Branch, ALUop1,ALUop0, LoadSign, PCWrtte, ALUctr} = {8'b0_1000_0_00,4'b1000, 1'b0, 3'b110}; //sltu
                                           6'b108_011:
(Jump, RegDst,ALUSrc,Mem2Reg,RegWrtte, Branch, ALUop1,ALUop0, LoadSlgn, PCWrtte, ALUctr) = {8'b8_1000_0_00,4'b0000, 1'b0, 3'b110}; //subu
                                   6'b100_001:
{| Jump, RegDst,ALUSrc,Men2Reg,RegMrtte, Branch, ALUOp1,ALUOp0, LoadSlgn, PCWrtte, ALUCtr} = {| 8'b0_1000_0_00,4'b0000, 1'b0, 3'b010}; //addu
                                          100_101:
{Jump, ReaDst,ALUSrc,Mem2Req.ReaWrite, Branch, ALUop1,ALUop8, LoadSian, PCWrite, ALUctr} = {8'b0 1000 0 00.4'b0000, 1'b0, 3'b001}; //move(or)
                                           01_010:
(Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop8, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b0000, 1'b0, 3'b111}; //slt
                                           00_000:
(Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b0000, 1'b0, 3'b010}; //add
                                          .
[Jump, RegOst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b0000, 1'b0, 3'b000}; //and
                                   6'b1
                                          109_101:
{Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_1000_0_00,4'b0000, 1'b0, 3'b001}; //or
                                   default:
{
| Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {
| 8'b0_1000_0_00,4'b0000, 1'b0, 3'b000}; //alu result
                             endcase
                             {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUCtr} = {8'b0_0000_1_01,4'b0000, 1'b1, 3'b110}; //beq
                     BNE:
                              (Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0000_1_01,4'b0000, 1'b1, 3'b110}; //bne
                               n:
Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0000_1_00,4'b1111, 1'b1, 3'b000}; //bgez, bltz
                              Jump, RegDst,ALUSrc,Mem2Reg,RegMrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0000_1_00,4'b1111, 1'b1, 3'b000}; //blez
                             .
[Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr] = {8'b0_0000_1_00,4'b1111, 1'b1, 3'b000}; //bgtz
                              :
Jump, RegDst,ALUSrc,Mem2Reg,RegNrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0 0100 0 00,4'b0000, 1'b0, 3'b111}; //slti
                     {| Jump, RegOst,ALUSrc,Mem2Keg,Kegwrite, Drawnin, Michael Programs, Sittle: | Sittle: 
                            {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8 b1_0000_0_00,4 b1111, 1 b1, 3 b000}; //j
                            {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b1_0001_0_00,4'b0010, 1'b1, 3'b000}; //jal
                     LUI:
{Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_6000_0_60,4'b0100, 1'b0, 3'b000}; //lui
                             :
{Jump. ReaDst.ALUSrc.MemZRea.ReaWrite. Branch. ALUopi.ALUopo. LoadSian. PCWrite. ALUctr} = {8'b0 0000 0 00.4'bi100. 1'b0. 3'b000}; //andi
                     UNI:

[Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0000_0_00,4'b1101, 1'b0, 3'b000}; //ort
XORI:
```

```
{Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0000_0_00,4'b1110, 1'b0, 3'b000}; //xort
               {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lw
               {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lb
           LBU:
               (Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr] = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lbu
               {Jump, RegDst,ALUSrc,MemZReg,RegWrite, Branch, ALUOp1,ALUOp0, LoadSign, PCWrite, ALUCtr} = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lh
               {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lhu
               (Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr] = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lwl
           LWR:
               :
[Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr] = {8'b0_0110_0_00,4'b0011, 1'b0, 3'b010}; //lwr
               {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0 0100 0 00,4'b0100, 1'b0, 3'b010}; //sw
               {Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0 0100 0 00,4'b0100, 1'b0, 3'b010}; //sb
               {Jump, RegDst,ALUSrc,MemZReg,RegWrite, Branch, ALUOp1,ALUOp0, LoadSign, PCWrite, ALUCtr} = {8'b0_0100_0_00,4'b0100, 1'b0, 3'b010}; //sh
               (Jump, RegDst,ALUSrc,MemZReg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0100_0_00,4'b0100, 1'b0, 3'b010}; //swl
           | Jump, RegDst,ALUSrc,Mem2Reg,RegWrite, Branch, ALUop1,ALUop0, LoadSign, PCWrite, ALUctr} = {8'b0_0100_000,4'b0100, 1'b0, 3'b010}; //swr
           end
EX: begin
    end
ST: begin
{RegWrite, PCWrite} = {1'b0,1'b0};
    | Regwrite, PCWrite} = {1'b0,1'b0};
    end {ReyN.... | RegNrite, PCWrite} = {1'b0,1'b0};
    end WB: begin {RegWrite, PCWrite} = {1'b1,1'b0};
   end
```

在 Cache 的替换算法方面我主要参考了 PPT 中的做法实现 Replacing Policy 部分,核心代码如下图:

在本次实验中我尝试测试了一下我设计的 CPU 可以跑多快,首先下图是我在100Hz 下测试的数据:

etup		Hold		Pulse Width	
Worst Negative Slack (WNS):	3.324 ns	Worst Hold Slack (WHS):	0.024 ns	Worst Pulse Width Slack (WPWS):	4.427 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	7132	Total Number of Endpoints:	7132	Total Number of Endpoints:	3654

我比较了一下在 100Hz, 110Hz, 120Hz 下我的 CPU 上板测试时跑 advanced benchmark 的所用的周期数,发现 100Hz 到 110Hz 所用的周期数明显增多,但是 110 到 120Hz 周期数变化并不明显,:

```
Starting xl2tpd (via systemctl): xl2tpd.service.
Remote target: root@172.16.15.50
Try to reboot 172.16.15.50
Maiting for target reboot...
Completed FPGA configuration
Evaluating advanced benchmark suite...
Launching shuixianhua benchmark...
total cycle: 17114409
Hit good trap
Launching sub-longlong benchmark...
total cycle: 49928
Hit good trap
Launching bit benchmark...
total cycle: 10540
Hit good trap
Launching fecursion benchmark...
total cycle: 1499
Hit good trap
Launching feat benchmark...
total cycle: 442508
Hit good trap
Launching add-longlong benchmark...
total cycle: 10445
Hit good trap
Launching shift benchmark...
total cycle: 10445
Hit good trap
Launching wanshu benchmark...
total cycle: 128769
Hit good trap
Launching goldbach benchmark...
total cycle: 128769
Hit good trap
Launching leap-year benchmark...
total cycle: 128769
Hit good trap
Launching prime benchmark...
total cycle: 939710
Hit good trap
Launching mul-longlong benchmark...
total cycle: 1759
Hit good trap
Launching load-store benchmark...
total cycle: 11759
Hit good trap
Launching load-store benchmark...
total cycle: 11759
Hit good trap
Launching load-store benchmark...
total cycle: 11759
Hit good trap
Launching load-store benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 11759
Hit good trap
Launching mul-longlong benchmark...
total cycle: 68130
Hit good trap
Launching hows benchmark...
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Stopping xl2tpd (via systemctl): xl2tpd.se
/usr/bin/poff: No pppd is running. None s
Starting xl2tpd (via systemctl): xl2tpd.se
Remote target: root@172.16.15.50
Try to reboot 172.16.15.50
Waiting for target reboot...
Completed FPGA configuration
Evaluating advanced benchmark suite...
Launching shuixlanhua benchmark...
total cycle: 18484303
Hit good trap
Launching sub-longlong benchmark...
total cycle: 52386
Hit good trap
Launching bit benchmark...
total cycle: 11486
Hit good trap
Launching recursion benchmark...
total cycle: 1222
Hit good trap
Launching fact benchmark...
total cycle: 479563
Hit good trap
Launching add-longlong benchmark...
total cycle: 52499
Hit good trap
Launching shift benchmark...
total cycle: 11276
Hit good trap
Launching wanshu benchmark...
total cycle: 11276
Hit good trap
Launching goldbach benchmark...
total cycle: 154938
Hit good trap
Launching leap-year benchmark...
total cycle: 154938
Hit good trap
Launching prime benchmark...
total cycle: 1014771
Hit good trap
Launching mul-longlong benchmark...
total cycle: 1014771
Hit good trap
Launching load-store benchmark...
total cycle: 10299
Hit good trap
Launching load-store benchmark...
total cycle: 13299
Hit good trap
Launching to-lower-case benchmark...
total cycle: 73634
Hit good trap
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      Stopping xl2tpd (via systemctl): xl2tpd.service. /usr/bin/poff: No pppd is running. None stopped. Starting xl2tpd (via systemctl):
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     None stopped.

Vusr/bin/poff: No pppd is running. None stopped.

Starting xl2tpd (via systemctl): xl2tpd.service.

Remote target: root@172.16.15.50

Try to reboot 172.16.15.50

Waiting for target reboot...

Completed FPGA configuration

Evaluating advanced benchmark suite...

Launching shuixianhua benchmark...

total cycle: 18484875

Hit good trap

Launching sub-longlong benchmark...

total cycle: 52345

Hit good trap

Launching bit benchmark...

total cycle: 11383

Hit good trap

Launching recursion benchmark...

total cycle: 1249

Hit good trap

Launching fact benchmark...

total cycle: 477292

Hit good trap

Launching add-longlong benchmark...

total cycle: 53747

Hit good trap

Launching shift benchmark...

total cycle: 11197

Hit good trap

Launching shift benchmark...

total cycle: 11197

Hit good trap

Launching wanshu benchmark...

total cycle: 140084

Hit good trap

Launching goldbach benchmark...

total cycle: 155023

Hit good trap

Launching leap-year benchmark...

total cycle: 405408

Hit good trap

Launching prime benchmark...

total cycle: 405408

Hit good trap

Launching mul-longlong benchmark...

total cycle: 12791

Hit good trap

Launching load-store benchmark...

total cycle: 12791

Hit good trap

Launching load-store benchmark...

total cycle: 12791

Hit good trap
```

Figure 1:100Hz, 110Hz, 120Hz 下上板测试 advanced benchmark

然后我连续测试了 100Hz, 110Hz, 120Hz, 150Hz, 160Hz, 180Hz, 190Hz 时的 WNS 的值,发现我的 CPU 最快的极限频率接近 190Hz。

```
Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | TIME=0.581 | TNS=0.000 | WHS=0.023 | THS=0.000 |
INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary. Phase 10 Post Router Timing | Checksum: 29ee8db03
Time (s): cpu = 00:01:27; elapsed = 00:01:33 . Memory (MB): peak = 4306.879; gain = 0.000; free physical = 180; free virtual = 4333
INFO: [Route 35-16] Router Completed Successfully
Time (s): cpu = 00:01:27 ; elapsed = 00:01:34 . Memory (MB): peak = 4306.879 ; gain = 0.000 ; free physical = 190 ; free virtual = 4343
Routing Is Done.
1884 Infos, 455 Warnings, 0 Critical Warnings and 0 Errors encountered.
route design completed successfully
Figure 2: 150Hz 下上板测试, WNS>0
Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | NNS=0.064 | TNS=0.000 | WHS=0.013 | THS=0.000 |
INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary. Phase 10 Post Router Timing | Checksum: 2324e3a52
 Time (s): cpu = 00:03:18 ; elapsed = 00:03:32 . Memory (MB): peak = 4300.762 ; gain = 0.000 ; free physical = 209 ; free virtual = 4419
INFO: [Route 35-16] Router Completed Successfully
 Time (s): cpu = 00:03:18 ; elapsed = 00:03:32 . Memory (MB): peak = 4300.762 ; gain = 0.000 ; free physical = 219 ; free virtual = 4430
Routing Is Done.
1886 Infos, 454 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design_completed successfully
route_design: Time (s): cpu = 00:03:20; elapsed = 00:03:35 . Memory (MB): peak = 4312.910; gain = 12.148; free physical = 216; free virtual = 4430
Writing placer database.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing logical nets.
```

Figure 3: 180Hz 下上板测试,WNS>0

Figure 4: 190Hz 下上板测试 WNS<0

然后我比较了一下有 cache 和无 cache 的情况下上,都在 100Hz 下时测试 advanced benchmark, 我发现添加 cache 之后上板测试的周期数明显增加,这可以说明 cache 的存在对于访存做了很大的优化,使得 CPU 的频率能进一步提高,CPU 能跑得更快了。

```
doud run advanced benching
completed PFUA CONTIGURATION
Evaluating advanced benchmark suite...
Launching shukxtanhua benchmark...
total cycle: 17114469
Hit good trap
Launching sub-longlong benchmark...
total cycle: 19546
Hit good trap
Launching pit benchmark...
total cycle: 19546
Hit good trap
Launching fact benchmark...
total cycle: 19546
Hit good trap
Launching fact benchmark...
total cycle: 4949
Hit good trap
Launching fact benchmark...
total cycle: 4949
Hit good trap
Launching fact benchmark...
total cycle: 4949
Hit good trap
Launching shift benchmark...
total cycle: 4949
Hit good trap
Launching soldbach benchmark...
total cycle: 19548
Hit good trap
Launching wanshu benchmark...
total cycle: 19579
Hit good trap
Launching poldbach benchmark...
total cycle: 1288769
Hit good trap
Launching poldbach benchmark...
total cycle: 1288769
Hit good trap
Launching prine benchmark...
total cycle: 1939710
Hit good trap
Launching prine benchmark...
total cycle: 193978
Hit good trap
Launching prine benchmark...
total cycle: 193978
Hit good trap
Launching prine benchmark...
total cycle: 193978
Hit good trap
Launching prine benchmark...
total cycle: 193978
Hit good trap
Launching for top benchmark...
total cycle: 193978
Hit good trap
Launching load-store benchmark...
total cycle: 193978
Hit good trap
Launching load-store benchmark...
total cycle: 193979
Hit good trap
Launching load-store benchmark...
total cycle: 193979
Hit good trap
Launching load-store benchmark...
total cycle: 193979
Hit good trap
Launching load-store benchmark...
total cycle: 193979
Hit good trap
Launching load-store benchmark...
total cycle: 193979
Hit good trap
Launching noves benchmark...
total cycle: 193979
Hit good trap
Launching noves benchmark...
total cycle: 193979
Hit good trap
Launching noves benchmark...
total cycle: 193979
Hit good trap
Launching noves benchmark...
total cycle: 193979
Hit good trap
Launching noves benchmark...
total cycle: 193979
Hit good trap
Launching noves benchmark...
total cycle: 193979
Hit good trap
Launching noves ben
```

- 二、 实验过程中遇到的问题、对问题的思考过程及解决方法(比如 RTL 代码中出现的逻辑 bug,仿真、本地上板及云平台调试过程中的难点等)
  - 本次实验进行的比较顺利,基本上没有遇到什么BUG
- 三、 对讲义中思考题(如有)的理解和回答

思考:如果想在main()函数中使用当前C源码文件中未定义声明的bench\_prepare()、bench\_done()和printf(),还要做什么?

#include "trap.h"
#include "../../lib/include/perf\_cnt.h"
#include "../../lib/include/printf.h"

- 四、 对于此次实验的心得、感受和建议(比如实验是否过于简单或复杂,是否 缺少了某些你认为重要的信息或参考资料,对实验项目的建议,对提供帮 助的同学的感谢,以及其他想与任课老师交流的内容等)
  - 本次实验建立在之前的实验的基础之上,整体难度并不大,让我对于 cache 与 cpu 之间协同工作的原理有了更加深入的认识。