## Flow Specification in GEM5

Abstract—This paper will go through a brief overview for the implemented instances of these flows are given. These flow specifications capture how messages are exchanged for different use cases. In this model, a message is defined with the following format, (Src,Dest,Cmd), where Src and Dest refer to the source and destination components of messages, Cmd refers to the operations that the destination component should perform.

## I. WRITE FLOW SPECIFICATION

The LPN as shown in Fig. ?? specifies a system flow where CPU1 initiates a memory write operation. In this flow, CPU1 initiates a memory write request to L1 Cache. Next, depends on whether the required data is included in cache1, the cache1 will generate three possible responses. First, the cachel will send read exclusive request message msg2 to interconnect if data is not present in cache; Or if the data is shared by CPU0, it will send upgrade message msg16 to interconnect to disable CPU0's ownership of this block of data, else if CPU1 has exclusive right of required data, cachel will perform the write operation and sent an response message msg15 to CPU1. Afterwards, interconnect will sent request to all connected component (data cache and instruction cache of each CPU and memory). Once the interconnect obtains the response from either CPU0 or memory, it will generate a response message to cache1, then cache1 will generate a write response message msg14 (or msg 21) to CPU1. The flow is symmetric for CPU2.


## II. READ FLOW SPECIFICATION

Read operation has two flow specification as different coherence protocols are implemented depend on which cache the read operation is initialized to.

The LPN specification as shown in Fig. ?? captures the system flow where CPU1 initiate a memory read operation to its instruction cache. When CPU1 will first initiate a memory read request message msg1 to icache1, ICache1 can generate two possible responses. First, if the requested data is not in DCache1, ICache1 will generate an storeCondReq message msg2 to interconnect asking for data. Second, if ICache1 has the exclusive right of the requested data, it will generate a read response message msg14 to CPU1.

The LPN specification shown in Fig. ?? describes the system flow when CPU1 initiate a memory read operation to its data cache. DCache1 can also generate two possible responses to the read request. First, if the requested data is included in DCache1 but it's shared, cache1 will generate a load locked data request message msg21 to make sure it has the newest data. Second possibility is that when DCache1 has the requested, it will directly issue a read response message msg 33 to CPU1.

This two specifications are also symmetric for CPU2.



$msg_0$ :(CPU1,writeReq,icache1) $msg_1$ :(dcache1,readExreq,Bus ) $msg_2$ :(Bus,readExreq,dcachc2 ) $msg_3$ :(dcache2,readExreq,cpu2 ) $msg_4$ :(Bus,readExreq,icachc2 ) $msg_5$ :(icache2,readExreq,cpu2 ) $msg_6$ :(Bus,readExreq,cpu1 ) $msg_7$ :(dcache1,readExreq,cpu1 ) $msg_8$ :(Bus,readExreq,Memory ) $msg_9$ :(true ) $msg_{10}$ :(Memory,readExres,Bus ) $msg_{11}$ :(icache2,readExres,dcache1 ) $msg_{13}$ :(icache1,writeRes,CPU1 ) $msg_{14}$ :(icache1,writeRes,CPU1 )
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{c} msg_3: ( & \text{dcache2}, & \text{readExreq}, & \text{cpu2} ) \\ msg_4: ( & \text{Bus}, & \text{readExreq}, & \text{icahce2} ) \\ msg_5: ( & \text{icache2}, & \text{readExreq}, & \text{cpu2} ) \\ msg_6: ( & \text{Bus}, & \text{readExreq}, & \text{cpu2} ) \\ msg_6: ( & \text{Bus}, & \text{readExreq}, & \text{cpu1} ) \\ msg_7: ( & \text{dcache1}, & \text{readExreq}, & \text{cpu1} ) \\ msg_8: ( & \text{Bus}, & \text{readExreq}, & \text{Memory} ) \\ msg_9: ( & \text{true} ) \\ msg_{10}: ( & \text{Memory}, & \text{readExres}, & \text{Bus} ) \\ msg_{11}: ( & \text{icache2}, & \text{readExres}, & \text{Bus} ) \\ msg_{12}: ( & \text{Bus}, & \text{readExres}, & \text{dcache1} ) \\ msg_{13}: ( & \text{icache1}, & \text{writeRes}, & \text{CPU1} ) \\ msg_{14}: ( & \text{icache1}, & \text{writeRes}, & \text{CPU1} ) \\ \end{array}$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{cccccccccccccccccccccccccccccccccccc$
$\begin{array}{llllllllllllllllllllllllllllllllllll$
$msg_{12}: ($ Bus, readExres, dcachel $)$ $msg_{13}: ($ icachel $)$ writeRes, CPU1 $)$ $msg_{14}: ($ icachel $)$ writeRes, CPU1 $)$
$msg_{13}$ : ( icache1, writeRes, CPU1) $msg_{14}$ : ( icache1, writeRes, CPU1)
$msg_{14}$ : ( icache1, writeRes, CPU1 )
3-1
magazi ( dagabat UngradaPag )
$msg_{15}$ : ( dcache1, UpgradeReq)
$msg_{16}$ : (Bus, UpgradeReq, icahce2)
$msg_{17}$ : (Bus, UpgradeReq, Memory)
msg <sub>18</sub> : ( icache2, UpgradeRes, Bus )
$msg_{19}$ : (Bus, UpgradeRes, icache1)
$msg_{20}$ : ( icache1, WriteRes, CPU1 )

Fig. 1. Flow specification  $(F_1)$  of a cache coherent write operation initiated from CPU1




Fig. 2. Flow specification  $(F_2)$  of a cache coherent read operation initiated from CPU1 to instruction cache

Fig. 3. Flow specification  $(F_2)$  of a cache coherent read operation initiated from CPU1 to data cache